# SuperH RISC Engine SH-1/SH-2

Programming Manual

# HITACHI

September 3, 1996 Hitachi America Ltd.

# Notice

When using this document, keep the following in mind:


- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# Introduction

The SuperH RISC engine family incorporates a RISC (Reduced Instruction Set Computer) type CPU. A basic instruction can be executed in one clock cycle, realizing high performance operation. A built-in multiplier can execute multiplication and addition as quickly as DSP.

The SuperH RISC engine has SH-I CPU, SH-2 CPU, and SH-3 CPU cores.

The SH-1 CPU, SH-2 CPU and SH-3 CPU have an instruction system with upward compatibility at the binary level.



Refer to the programming manual for the method of executing the instructions or for the architecture. You can also refer to this programming manual to know the operation of the pipe line, which is one of the features of the RISC CPU.

This programming manual describes in detail the instructions for the SH-1 CPU and SH-2 CPU instructions. For the SH-3 CPU, refer to the separate volume of SH-3 CPU programming manual.

For the hardware, refer to individual hardware manuals for each unit.

# **Organization of This Manual**

Table 1 describes how this manual is organized. Table 2 lists the relationships between the items and the sections listed within this manual that cover those items.

Category	Section Title	Contents
Introduction	1. Features	CPU features
Architecture (1)	2. Register Configuration	Types and configuration of general registers, control registers and system registers
	3. Data Formats	Data formats for registers and memory
Introduction to instructions	4. Instruction Features	Instruction features, addressing modes, and instruction formats
	5. Instruction Sets	Summary of instructions by category and list in alphabetic order
Detailed information on instructions	6. Instruction Descriptions	Operation of each instruction in alphabetical order
Architecture (2)	7. Pipeline Operation	Pipeline flow, and pipeline flows with operation for each instruction
Instruction code	Appendixes: Instruction Code	Operation code map

Table 1Manual Organization

Category	Торіс	Section Title
Introduction and features	CPU features	1. Features
	Instruction features	4.1 RISC-Type Instruction Set
	Pipelines	7.1 Basic Configuration of Pipelines
		7.2 Slot and Pipeline Flow
Architecture	Register configuration	2. Register Configuration
	Data formats	3. Data Formats
	Pipeline operation	7. Pipeline Operation
Introduction to instructions	Instruction features	4. Instruction Features
	Addressing modes	4.2 Addressing Modes
	Instruction formats	4.3 Instruction Formats
List of instructions	Instruction sets	5.1 Instruction Set by Classification
		5.2 Instruction Set in Alphabetical Order
		Appendix A.1 Instruction Set by Addressing Mode
		Appendix A.2 Instruction Set by Instruction Format
	Instruction code	Appendix A.3 Instruction Set in Order by Instruction Code
		Appendix A.4 Operation Code Map
Detailed	Detailed information on instruction	6. Instruction Description
information on instructions	operation	7.7 Instruction Pipeline Operations
	Number of instruction execution states	7.3 Number of Instruction Execution States

# Table 2 Subjects and Corresponding Sections

# Functions Listed by CPU Type

This manual is common for both the SH-1 and SH-2 CPU. However, not all CPUs can use all the instructions and functions. Table 3 lists the usable functions by CPU type.

Item		SH-1 CPU	SH-2 CPU
Instructions	BF/S	No	Yes
	BRAF	No	Yes
	BSRF	No	Yes
	BT/S	No	Yes
	DMULS.L	No	Yes
	DMULU.L	No	Yes
	DT	No	Yes
	MAC.L	No	Yes
	MAC.W*1 (MAC)*2	16 x 16 + 42 → 42	$16 \text{ x } 16 \text{ + } 64 \rightarrow 64$
	MUL.L	No	Yes
	All others	Yes	Yes
States for multiplication operation	16 x 16 → 32 (MULS.W, MULU.W) <sup>*2</sup>	Executed in 1– 3 <sup>*3</sup> states	Executed in 1–3* <sup>3</sup> states
	$32 \text{ x} 32 \rightarrow 32 \text{ (MUL.L)}$	No	Executed in 2–4 *3states
	$\begin{array}{c} 32 \ x \ 32 \rightarrow 64 \\ (DMULS.L, \ DMULU.L) \end{array}$	No	Executed in 2–4 *3states
States for multiply and accumulate operation	16 x 16 + 42 → 42 (SH-1, MAC.W)	Executed in 3/(2)* <sup>3</sup> states	No
	16 x 16 + 64 → 64 (SH-2, MAC.W)	No	Executed in states 3/(2)*3
	$\begin{array}{c} 32 \text{ x } 32 \text{ + } 64 \rightarrow 64 \\ (\text{MAC.L}) \end{array}$	No	Executed in 2–4 states 3/(2~4)*3

Table 3	Functions	by	CPU	Туре
---------	-----------	----	-----	------

Notes: 1. MAC.W works differently on different LSIs.

2. MAC and MAC.W are the same. MULS is also the same as MULS.W and MULU the same as MULU.W.

3. The normal minimum number of execution cycles (The number in parentheses in the number in contention with preceding/following instructions).

# Contents

Section 1 Features 1	14
Section 2 Register Configuration	6
	16
	16
	19
	9
Section 3 Data Formats	21
3.1 Data Format in Registers	21
3.2 Data Format in Memory	21
3.3 Immediate Data Format	22
Section 4 Instruction Features	23
4.1 RISC-Type Instruction Set	23
4.1.1 16-Bit Fixed Length 2	23
4.1.2 One Instruction/Cycle	23
4.1.3 Data Length 2	23
4.1.4 Load-Store Architecture	23
4.1.5 Delayed Branch Instructions	23
4.1.6 Multiplication/Accumulation Operation	4
4.1.7 T Bit 2	24
4.1.8 Immediate Data	25
4.1.9 Absolute Address	25
4.1.10 16-Bit/32-Bit Displacement	25
4.2 Addressing Modes	26
4.3 Instruction Format	29
Section 5 Instruction Set	34
5.1 Instruction Set by Classification	\$4
5.1.1 Data Transfer Instructions	39
5. 1.2 Arithmetic Instructions 4	12
5.1.3 Logic Operation Instructions 4	14
5.1.4 Shift Instructions 4	15
5.1.5 Branch Instructions 4	16
5.1.6 System Control Instructions 4	17
5.2 Instruction Set in Alphabetical Order	18
Section 6 Instruction Descriptions	57
6.1 Sample Description (Name): Classification	7

6.2 ADD (ADD Binary): Arithmetic Instruction	60
6.3 ADDC (ADD with Carry): Arithmetic Instruction	61
6.4 ADDV (ADD with V Flag Overflow Check): Arithmetic Instruction	62
6.5 AND (AND Logical): Logic Operation Instruction	63
6.6 BF (Branch if False): Branch Instruction	65
6.7 BF/S (Branch if False with Delay Slot): Branch Instruction (SH-2 CPU)	66
6.8 BRA (Branch): Branch Instruction	. 68
6.9 BRAF (Branch Far): Branch Instruction (SH-2 CPU)	70
6.10 BSR (Branch to Subroutine): Branch Instruction	72
6.11 BSRF (Branch to Subroutine Far): Branch Instruction (SH-2 CPU)	74
6.12 BT (Branch if True): Branch Instruction	. 75
6.13 BT/S (Branch if True with Delay Slot): Branch Instruction (SH-2 CPU)	76
6.14 CLRMAC (Clear MAC Register): System Control Instruction	78
6.15 CLRT (Clear T Bit): System Control Instruction	79
6.16 CMP/cond (Compare Conditionally): Arithmetic Instruction	80
6.17 DIV0S (Divide Step 0 as Signed): Arithmetic Instruction	84
6.18 DIV0U (Divide Step 0 as Unsigned): Arithmetic Instruction	85
6.19 DIV1 (Divide Step 1): Arithmetic Instruction	86
6.20 DMULS.L (Double-Length Multiply as Signed): Arithmetic Instruction (SH-2 CPU).	91
6.21 DMULU.L (Double-Length Multiply as Unsigned): Arithmetic Instruction	
(SH-2 CPU)	. 93
6.22 DT (Decrement and Test): Arithmetic Instruction (SH-2 CPU)	95
6.23 EXTS (Extend as Signed): Arithmetic Instruction	96
6.24 EXTU (Extend as Unsigned): Arithmetic Instruction	
6.25 JMP (Jump): Branch Instruction	. 98
6.26 JSR (Jump to Subroutine): Branch Instruction	99
6.27 LDC (Load to Control Register): System Control Instruction	101
6.28 LDS (Load to System Register): System Control Instruction	103
6.29 MAC.L (Multiply and Accumulate Long): Arithmetic Instruction (SH-2 CPU)	105
6.30 MAC (Multiply and Accumulate): Arithmetic Instruction (SH-1 CPU)	108
6.31 MAC.W (Multiply and Accumulate Word): Arithmetic Instruction	109
6.32 MOV (Move Data): Data Transfer Instruction	112
6.33 MOV (Move Immediate Data): Data Transfer Instruction	117
6.34 MOV (Move Peripheral Data): Data Transfer Instruction	119
6.35 MOV (Move Structure Data): Data Transfer Instruction	122
6.36 MOVA (Move Effective Address): Data Transfer Instruction	125
6.37 MOVT (Move T Bit): Data Transfer Instruction	
6.38 MUL.L (Multiply Long): Arithmetic Instruction (SH-2 CPU)	
6.39 MULS.W (Multiply as Signed Word): Arithmetic Instruction	
6.40 MULU.W (Multiply as Unsigned Word): Arithmetic Instruction	
6.41 NEG (Negate): Arithmetic Instruction	
6.42 NEGC (Negate with Carry): Arithmetic Instruction	
6.43 NOP (No Operation): System Control Instruction	132

6.44 NOT (NOT-Logical Complement): Logic Operation Instruction	33
6.45 OR (OR Logical) Logic Operation Instruction	34
6.46 ROTCL (Rotate with Carry Left): Shift Instruction	36
6.47 ROTCR (Rotate with Carry Right): Shift Instruction	37
6.48 ROTL (Rotate Left): Shift Instruction	38
6.49 ROTR (Rotate Right): Shift Instruction	39
6.50 RTE (Return from Exception): System Control Instruction	10
6.51 RTS (Return from Subroutine): Branch Instruction	11
6.52 SETT (Set T Bit): System Control Instruction	13
6.53 SHAL (Shift Arithmetic Left): Shift Instruction	14
6.54 SHAR (Shift Arithmetic Right): Shift Instruction	45
6.55 SHLL (Shift Logical Left): Shift Instruction	46
6.56 SHLLn (Shift Logical Left n Bits): Shift Instruction	17
6.57 SHLR (Shift Logical Right): Shift Instruction	19
6.58 SHLRn (Shift Logical Right n Bits): Shift Instruction	50
6.59 SLEEP (Sleep): System Control Instruction	52
6.60 STC (Store Control Register): System Control Instruction	53
6.61 STS (Store System Register): System Control Instruction 15	55
6.62 SUB (Subtract Binary): Arithmetic Instruction	
6.63 SUBC (Subtract with Carry): Arithmetic Instruction	58
6.64 SUBV (Subtract with V Flag Underflow Check): Arithmetic Instruction 15	
6.65 SWAP (Swap Register Halves): Data Transfer Instruction	50
6.66 TAS (Test and Set): Logic Operation Instruction	51
6.67 TRAPA (Trap Always): System Control Instruction	52
6.68 TST (Test Logical): Logic Operation Instruction	
6.69 XOR (Exclusive OR Logical): Logic Operation Instruction	55
6.70 XTRCT (Extract): Data Transfer Instruction	57
Section 7 Pipeline Operation	68
7.1 Basic Configuration of Pipelines	
7.2 Slot and Pipeline Flow	
7.2.1 Instruction Execution	69
7.2.2 Slot Sharing	69
7.2.3 Slot Length	70
7.3 Number of Instruction Execution States	71
7.4 Contention Between Instruction Fetch (IF) and Memory Access (MA) 17	/2
7.4.1 Basic Operation When IF and MA are in Contention	
7.4.2 The Relationship Between IF and the Location of Instructions in On-Chip	
ROM/RAM or On-Chip Memory 17	73
7.4.3 Relationship Between Position of Instructions Located in On-Chip	
ROM/RAM or On-Chip Memory and Contention Between IF and MA 17	'4
7.5 Effects of Memory Load Instructions on Pipelines	
7.6 Programming Guide 1'	

7.7 Operation of Instruction Pipelines	
7.7.1 Data Transfer Instructions	
7.7.2 Arithmetic Instructions	
7.7.3 Logic Operation Instructions	
7.7.4 Shift Instructions	
7.7.5 Branch Instructions	
7.7.6 System Control Instructions	
7.7.7 Exception Processing	
Appendix A Instruction Code	
A.1 Instruction Set by Addressing Mode	
A.1.1 No Operand	253
A.1.2 Direct Register Addressing	
A.1.3 Indirect Register Addressing	
A.1.4 Post Increment Indirect Register Addressing	
A.1.5 Pre Decrement Indirect Register Addressing	
A.1.6 Indirect Register Addressing with Displacement	
A.1.7 Indirect Indexed Register Addressing	259
A.1.8 Indirect GBR Addressing with Displacement	
A.1.9 Indirect Indexed GBR Addressing	
A.1.10 PC Relative Addressing with Displacement	
A.1.11 PC Relative Addressing with Rm	
A.1.12 PC Relative Addressing	
A.1.13 Immediate	
A.2 Instruction Sets by Instruction Format	
A.2.1 0 Format	
A.2.2 n Format	265
A.2.3 m Format	267
A.2.4 nm Format	269
A.2.5 md Format	272
A.2.6 nd4 Format	272
A.2.7 nmd Format	272
A.2.8 d Format	273
A.2.9 d12 Format	274
A.2.10 nd8 Format	274
A.2.11 i Format	274
A.2.12 ni Format	
A.3 Instruction Set in Order by Instruction Code	
A.4 Operation Code Map	
Appendix B Pipeline Operation and Contention	
Figures	

U		
Figure 2.1	General Registers	16

Figure 2.2 Control Registers	. 18
Figure 2.3 System Registers	. 19
Figure 3.1 Longword Operand	. 21
Figure 3.2 Byte, Word, and Longword Alignment	21
Figure 3.3 Byte, Word, and Longword Alignment in little endian format (SH7604 only)	22
Figure 6.1 Using R0 after MOV	. 119
Figure 6.2 Using R0 after MOV	. 122
Figure 6.3 Rotate with Carry Left	136
Figure 6.4 Rotate with Carry Right	137
Figure 6.5 Rotate Left	. 138
Figure 6.6 Rotate Right	. 139
Figure 6.7 Shift Arithmetic Left	144
Figure 6.8 Shift Arithmetic Right	. 145
Figure 6.9 Shift Logical Left	. 146
Figure 6.10 Shift Logical Left n Bits	147
Figure 6.11 Shift Logical Right	. 149
Figure 6.12 Shift Logical Right n Bits	150
Figure 6.13 Extract	. 167
Figure 7.1 Basic Structure of Pipeline Flow	168
Figure 7.2 Impossible Pipeline Flow 1	169
Figure 7.3 Impossible Pipeline Flow 2	169
Figure 7.4 Slots Requiring Multiple Cycles	170
Figure 7.5 How Instruction Execution States Are Counted	
Figure 7.6 Operation When IF and MA Are in Contention	172
Figure 7.7 Relationship Between IF and Location of Instructions in On-Chip Memory	174
Figure 7.8 Relationship Between the Location of Instructions in On-Chip Memory and	
Contention Between IF and MA	
Figure 7.9 Effects of Memory Load Instructions on the Pipeline	
Figure 7.10 Register-Register Transfer Instruction Pipeline	
Figure 7.11 Memory Load Instruction Pipeline	
Figure 7.12 Memory Store Instruction Pipeline	186
Figure 7.13 Pipeline for Arithmetic Instructions between Registers Except	
Multiplication Instructions	
Figure 7.14 Multiply/Accumulate Instruction Pipeline	
Figure 7.15 Unrelated Instructions between MAC.W Instructions	
Figure 7.16 Consecutive MAC.Ws without Misalignment	
Figure 7.17 MA and IF Contention	
Figure 7.18 MULS.W Instruction Immediately After a MAC.W Instruction	
Figure 7.19 STS (Register) Instruction Immediately After a MAC.W Instruction	
Figure 7.20 STS.L (Memory) Instruction Immediately After a MAC.W Instruction	
Figure 7.21 LDS (Register) Instruction Immediately After a MAC.W Instruction	
Figure 7.22 LDS.L (Memory) Instruction Immediately After a MAC.W Instruction	
Figure 7.23 Multiply/Accumulate Instruction Pipeline	196

Figure 7.24	MAC.W Instruction That Immediately Follows Another MAC.W instruction.	197
Figure 7.25	Consecutive MAC.Ws with Misalignment	
Figure 7.26	MA and IF Contention	. 19
Figure 7.27	MAC.L Instructions Immediately After a MAC.W Instruction	19
Figure 7.28	MULS.W Instruction Immediately After a MAC.W Instruction	19
Figure 7.29	DMULS.L Instructions Immediately After a MAC.W Instruction	19
Figure 7.30	STS (Register) Instruction Immediately After a MAC.W Instruction	20
Figure 7.31	STS.L (Memory) Instruction Immediately After a MAC.W Instruction	20
Figure 7.32	LDS (Register) Instruction Immediately After a MAC.W Instruction	20
Figure 7.33	LDS.L (Memory) Instruction Immediately After a MAC.W Instruction	20
Figure 7.34	Multiply/Accumulate Instruction Pipeline	20
Figure 7.35	MAC.L Instruction Immediately After Another MAC.L Instruction	20
Figure 7.36	Consecutive MAC.Ls with Misalignment	20
Figure 7.37	MA and IF Contention	
Figure 7.38	MAC.W Instruction Immediately After a MAC.L Instruction	20
Figure 7.39	DMULS.L Instruction Immediately After a MAC.L Instruction	
Figure 7.40	MULS.W Instruction Immediately After a MAC.L Instruction	
Figure 7.41	STS (Register) Instruction Immediately After a MAC.L Instruction	
Figure 7.42	STS.L (Memory) Instruction Immediately After a MAC.L Instruction	21
Figure 7.43	LDS (Register) Instruction Immediately After a MAC.L Instruction	212
Figure 7.44	LDS.L (Memory) Instruction Immediately After a MAC.L Instruction	
Figure 7.45	Multiplication Instruction Pipeline	21
Figure 7.46	MAC.W Instruction Immediately After a MULS.W Instruction	
Figure 7.47	MULS.W Instruction Immediately After Another MULS.W Instruction	21
Figure 7.48	MULS.W Instruction Immediately After Another MULS.W Instruction (IF	
	and MA Contention)	
Figure 7.49	STS (Register) Instruction Immediately After a MULS.W Instruction	
Figure 7.50	STS.L (Memory) Instruction Immediately After a MULS.W Instruction	
Figure 7.51	LDS (Register) Instruction Immediately After a MULS.W Instruction	
Figure 7.52	LDS.L (Memory) Instruction Immediately After a MULS.W Instruction	
Figure 7.53	Multiplication Instruction Pipeline	
Figure 7.54	MAC.W Instruction Immediately After a MULS.W Instruction	
Figure 7.55	MAC.L Instruction Immediately After a MULS.W Instruction	
Figure 7.56	MULS.W Instruction Immediately After Another MULS.W Instruction	224
Figure 7.57	MULS.W Instruction Immediately After Another MULS.W Instruction (IF	<i></i>
	and MA contention)	
Figure 7.58	DMULS.L Instruction Immediately After a MULS.W Instruction	
Figure 7.59	STS (Register) Instruction Immediately After a MULS.W Instruction	
Figure 7.60	STS.L (Memory) Instruction Immediately After a MULS.W Instruction	
Figure 7.61	LDS (Register) Instruction Immediately After a MULS.W Instruction	
Figure 7.62	LDS.L (Memory) Instruction Immediately After a MULS.W Instruction	
Figure 7.63	Multiplication Instruction Pipeline	
Figure 7.64	MAC.L Instruction Immediately After a DMULS.L Instruction	231

Figure 7.65	MAC.W Instruction Immediately After a DMULS.L Instruction	. 231
Figure 7.66	DMULS.L Instruction Immediately After Another DMULS.L Instruction	. 232
Figure 7.67	DMULS.L Instruction Immediately After Another DMULS.L Instruction (IF	
	and MA Contention)	233
Figure 7.68	MULS.W Instruction Immediately After a DMULS.L Instruction	. 233
Figure 7.69	MULS.W Instruction Immediately After a DMULS.L Instruction (IF and	
	MA Contention)	234
Figure 7.70	STS (Register) Instruction Immediately After a DMULS.L Instruction	. 234
Figure 7.71	STS.L (Memory) Instruction Immediately After a DMULS.L Instruction	. 235
Figure 7.72	LDS (Register) Instruction Immediately After a DMULS.L Instruction	. 236
Figure 7.73	LDS.L (Memory) Instruction Immediately After a DMULS.L Instruction	. 237
Figure 7.74	Register-Register Logic Operation Instruction Pipeline	. 237
Figure 7.75	Memory Logic Operation Instruction Pipeline	. 238
Figure 7.76	TAS Instruction Pipeline	238
Figure 7.77	Shift Instruction Pipeline	239
Figure 7.78	Branch Instruction When Condition is Satisfied	. 240
Figure 7.79	Branch Instruction When Condition is Not Satisfied	. 240
Figure 7.80	Branch Instruction When Condition is Satisfied	. 241
Figure 7.81	Branch Instruction When Condition is Not Satisfied	. 241
Figure 7.82	Unconditional Branch Instruction Pipeline	. 242
Figure 7.83	System Control ALU Instruction Pipeline	. 243
Figure 7.84	LDC.L Instruction Pipeline	243
Figure 7.85	STC.L Instruction Pipeline	243
Figure 7.86	LDS.L Instruction (PR) Pipeline	244
Figure 7.87	STS.L Instruction (PR) Pipeline	
Figure 7.88	Register $\rightarrow$ MAC Transfer Instruction Pipeline	. 245
Figure 7.89	Memory $\rightarrow$ MAC Transfer Instruction Pipeline	. 245
Figure 7.90	$MAC \rightarrow Register Transfer Instruction Pipeline$	. 246
Figure 7.91	$MAC \rightarrow Memory Transfer Instruction Pipeline$	
Figure 7.92	RTE Instruction Pipeline	247
Figure 7.93	TRAP Instruction Pipeline	247
Figure 7.94	SLEEP Instruction Pipeline	248
Figure 7.95	Interrupt Exception Processing Pipeline	
Figure 7.96	Address Error Exception Processing Pipeline	
Figure 7.97	Illegal Instruction Exception Processing Pipeline	. 249

# Tables

Table 1 Manual Organization	2
Table 2 Subjects and Corresponding Sections	3
Table 3 Functions by CPU Type	4
Table 1.1 SH-1 and SH-2 CPU Features	15
Table 2.1 Initial Values of Registers	20
Table 4.1 Sign Extension of Word Data	23

Table 4.2 Delayed Branch Instructions	24
Table 4.3 T Bit	24
Table 4.4 Immediate Data Accessing	25
Table 4.5 Absolute Address	25
Table 4.6 Displacement Accessing	26
Table 4.7 Addressing Modes and Effective Addresses	
Table 4.8 Instruction Formats	
Table 5.1 Classification of Instructions	34
Table 5.2 Instruction Code Format	38
Table 5.3 Data Transfer Instructions	40
Table 5.4 Arithmetic Instructions	42
Table 5.5 Logic Operation Instructions	44
Table 5.5 Logic Operation Instructions (cont)	45
Table 5.6 Shift Instructions	
Table 5.7 Branch Instructions	46
Table 5.8 System Control Instructions	
Table 5.9 Instruction Set	49
Table 6.1 CMP Mnemonics	81
Table 7.1 Format for the Number of Stages and Execution States for Instructions	
Table 7.2 Number of Instruction Stages and Execution States	177
Table A.1 Instruction Set by Addressing Mode	252
Table A.2 No Operand	253
Table A.3 Destination Operand Only	254
Table A.4 Source and Destination Operand	254
Table A.5 Load and Store with Control Register or System Register	
Table A.6 Destination Operand Only	257
Table A.7 Data Transfer with Direct Register Addressing	257
Table A.8 Multiply/Accumulate Operation	257
Table A.9 Data Transfer from Direct Register Addressing	258
Table A.10 Load to Control Register or System Register	258
Table A.11 Data Transfer from Direct Register Addressing	258
Table A.12 Store from Control Register or System Register	259
Table A.13 Indirect Register Addressing with Displacement	259
Table A.14 Indirect Indexed Register Addressing	259
Table A.15 Indirect GBR Addressing with Displacement	260
Table A.16 Indirect Indexed GBR Addressing	260
Table A.17 PC Relative Addressing with Displacement	260
Table A.18 PC Relative Addressing with Rm	261
Table A.19 PC Relative Addressing	261
Table A.20 Arithmetic Logical Operation with Direct Register Addressing	
Table A.21 Specify Exception Processing Vector	262
Table A.22 Instruction Sets by Format	263
Table A.23 0 Format	264

Table A.24 Direct Register Addressing	265
Table A.25 Direct Register Addressing (Store with Control and System Registers)	265
Table A.26 Indirect Register Addressing	266
Table A.27 Pre Decrement Indirect Register	266
Table A.28 Direct Register Addressing (Load with Control and System Registers)	267
Table A.29 Indirect Register	267
Table A.30 Post Increment Indirect Register	267
Table A.31 PC Relative Addressing with Rm	268
Table A.32 Direct Register Addressing	269
Table A.33 Indirect Register Addressing	271
Table A.34 Post Increment Indirect Register (Multiply/Accumulate Operation)	271
Table A.35 Post Increment Indirect Register	271
Table A.36 Pre Decrement Indirect Register	271
Table A.37 Indirect Indexed Register	272
Table A.38 md Format	272
Table A.39 nd4 Format	272
Table A.40 nmd Format	272
Table A.41 Indirect GBR with Displacement	273
Table A.42 PC Relative with Displacement	273
Table A.43 PC Relative Addressing	273
Table A.44 d12 Format	274
Table A.45 nd8 Format	274
Table A.46 Indirect Indexed GBR Addressing	274
Table A.47 Immediate Addressing (Arithmetic Logical Operation with Direct Register)	275
Table A.48 Immediate Addressing (Specify Exception Processing Vector)	275
Table A.49 ni Format	275
Table A.50 Instruction Set by Instruction Code	276
Table A.51 Operation Code Map	
Table B.1 Instructions and Their Contention Patterns	289

# Section 1 Features

The SH-1 and SH-2 CPU have RISC-type instruction sets. Basic instructions are executed in one clock cycle, which dramatically improves instruction execution speed. The CPU also has an internal 32-bit architecture for enhanced data processing ability. Table 1.1 lists the SH-1 and SH-2 CPU features.

Item	Feature
Architecture	Original Hitachi architecture
	32-bit internal data paths
General-register machine	Sixteen 32-bit general registers
	Three 32-bit control registers
	Four 32-bit system registers
Instruction set	<ul> <li>Instruction length: 16-bit fixed length for improved code efficiency</li> </ul>
	• Load-store architecture (basic arithmetic and logic operations are executed between registers)
	Delayed branch system used for reduced pipeline disruption
	Instruction set optimized for C language
Instruction execution time	One instruction/cycle for basic instructions
Address space	Architecture makes 4 Gbytes available
On-chip multiplier (SH-1 CPU)	<ul> <li>Multiplication operations (16 bits × 16 bits → 32 bits) executed in 1 to 3 cycles, and multiplication/accumulation operations (16 bits × 16 bits + 42 bits → 42 bits) executed in 3/(2)* cycles</li> </ul>
On-chip multiplier (SH-2 CPU)	<ul> <li>Multiplication operations executed in 1 to 2 cycles (16 bits × 16 bits → 32 bits) or 2 to 4 cycles (32 bits × 32 bits → 64 bits), and multiplication/accumulation operations executed in 3/(2)* cycles (16 bits × 16 bits + 64 bits → 64 bits) or 3/(2 to 4)* cycles (32 bits × 32 bits + 64 bits → 64 bits)</li> </ul>
Pipeline	Five-stage pipeline
Processing states	Reset state
	Exception processing state
	Program execution state
	Power-down state
	Bus release state
Power-down states	Sleep mode
	Standby mode
	<ul> <li>Program execution state</li> <li>Power-down state</li> <li>Bus release state</li> <li>Sleep mode</li> </ul>

Table 1.1 SH-1 and SH-2 CPU Features

Note: The normal minimum number of execution cycles (The number in parentheses in the number in contention with preceding/following instructions).

# Section 2 Register Configuration

The register set consists of sixteen 32-bit general registers, three 32-bit control registers and four 32-bit system registers.

### 2.1 General Registers

There are 16 general registers (Rn) numbered R0–R15, which are 32 bits in length (figure 2.1). General registers are used for data processing and address calculation. R0 is also used as an index register. Several instructions use R0 as a fixed source or destination register. R15 is used as the hardware stack pointer (SP). Saving and recovering the status register (SR) and program counter (PC) in exception processing is accomplished by referencing the stack using R15.

31 (	
R0* <sup>1</sup>	1. R0 functions as an index register in the
R1	indirect indexed register addressing mode and indirect indexed GBR
R2	addressing mode. In some instructions,
R3	R0 functions as a fixed source register
R4	or destination register.
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15, SP (hardware stack pointer) *2	2. R15 functions as a hardware stack pointer (SP) during exception
	processing.

Figure 2.1 General Registers

### 2.2 Control Registers

The 32-bit control registers consist of the 32-bit status register (SR), global base register (GBR), and vector base register (VBR) (figure 2.2). The status register indicates processing states. The global base register functions as a base address for the indirect GBR addressing

mode to transfer data to the registers of on-chip peripheral modules. The vector base register functions as the base address of the exception processing vector area (including interrupts).




Figure 2.2 Control Registers

### 2.3 System Registers

The system registers consist of four 32-bit registers: high and low multiply and accumulate registers (MACH and MACL), the procedure register (PR), and the program counter (PC) (figure 2.3). The multiply and accumulate registers store the results of multiply and accumulate operations. The procedure register stores the return address from the subroutine procedure. The program counter stores program addresses to control the flow of the processing.

31 (SH-1 CPU) 31 (SH-2 CPU)	(sign extended) MACL MACH MACL	9	MACH	0  0 	Multiply and accumulate (MAC) registers high and low (MACH/L): Store the results of multiply and accumulate operations. In the SH-1 CPU, MACH is sign-extended to 32 bits when read because only the lowest 10 bits are valid. In the SH-2 CPU, all 32 bits of MACH are valid.
31	PR			0	Procedure register (PR): Stores a return address from a subroutine procedure.
31	PC			0	Program counter (PC): Indicates the fourth byte (second instruction) after the current instruction.

Figure 2.3 System Registers

## 2.4 Initial Values of Registers

Table 2.1 lists the values of the registers after reset.

Classification	Register	Initial Value
General register	R0–R14	Undefined
	R15 (SP)	Value of the stack pointer in the vector address table
Control register	SR	Bits I3–I0 are 1111 (H'F), reserved bits are 0, and other bits are undefined
	GBR	Undefined
	VBR	H'0000000
System register	MACH, MACL, PR	Undefined
	PC	Value of the program counter in the vector address table

 Table 2.1
 Initial Values of Registers

# Section 3 Data Formats

## 3.1 Data Format in Registers

Register operands are always longwords (32 bits) (figure 3.1). When the memory operand is only a byte (8 bits) or a word (16 bits), it is sign-extended into a longword when loaded into a register.

31	0
Longword	

Figure 3.1 Longword Operand

# **3.2** Data Format in Memory

Memory data formats are classified into bytes, words, and longwords. Byte data can be accessed from any address, but an address error will occur if you try to access word data starting from an address other than 2n or longword data starting from an address other than 4n. In such cases, the data accessed cannot be guaranteed (figure 3.2). The hardware stack area, which is referred to by the hardware stack pointer (SP, R15), uses only longword data starting from address 4n because this area holds the program counter and status register. See the *SH Hardware Manual* for more information on address errors.




Figure 3.2 Byte, Word, and Longword Alignment

SH7604 has a function that allows access of CS2 space (area 2) in little endian format, which enables memory to be shared with processors that access memory in little endian format (figure 3.3). Byte data is arranged differently for little endian and the usual big endian.




Figure 3.3 Byte, Word, and Longword Alignment in little endian format (SH7604 only)

### 3.3 Immediate Data Format

Byte immediate data is located in an instruction code. Immediate data accessed by the MOV, ADD, and CMP/EQ instructions is sign-extended and calculated with registers and longword data. Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended and calculated with longword data. Consequently, AND instructions with immediate data always clear the upper 24 bits of the destination register.

Word or longword immediate data is not located in the instruction code. Rather, it is stored in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement. Specific examples are given in section 4.1.8, Immediate Data.

# Section 4 Instruction Features

#### 4.1 **RISC-Type Instruction Set**

All instructions are RISC type. Their features are detailed in this section.

#### 4.1.1 16-Bit Fixed Length

All instructions are 16 bits long, increasing program coding efficiency.

#### 4.1.2 One Instruction/Cycle

Basic instructions can be executed in one cycle using the pipeline system. Instructions are executed in 50 ns at 20 MHz, in 35 ns at 28.7MHz.

#### 4.1.3 Data Length

Longword is the standard data length for all operations. Memory can be accessed in bytes, words, or longwords. Byte or word data accessed from memory is sign-extended and calculated with longword data (table 4.1). Immediate data is sign-extended for arithmetic operations or zero-extended for logic operations. It also is calculated with longword data.

Table 4.1 Sign Extension of Word Data

SH-1/S	H-2 CPU	Description	Example	for Other CPU	
MOV.W	@(disp,PC),R1	Data is sign-extended to 32	ADD.W	#H'1234,R0	
ADD	R1,R0	bits, and R1 becomes H'00001234. It is next			
• •	• • • • • • • •	operated upon by an ADD			
.DATA.	W H'1234	instruction.			

Note: The address of the immediate data is accessed by @(disp, PC).

#### 4.1.4 Load-Store Architecture

Basic operations are executed between registers. For operations that involve memory access, data is loaded to the registers and executed (load-store architecture). Instructions such as AND that manipulate bits, however, are executed directly in memory.

#### 4.1.5 Delayed Branch Instructions

Unconditional branch instructions are delayed. Pipeline disruption during branching is reduced by first executing the instruction that follows the branch instruction, and then branching (table 4.2). With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the

branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

#### Table 4.2 Delayed Branch Instructions

SH-1/S	H-2 CPU	Description	Example	for Other CPU
BRA	TRGET	Executes an ADD before	ADD.W	R1,R0
ADD	R1,R0	branching to TRGET.	BRA	TRGET

#### 4.1.6 Multiplication/Accumulation Operation

**SH-1 CPU:** 16bit  $\times$  16bit  $\rightarrow$  32-bit multiplication operations are executed in one to three cycles. 16bit  $\times$  16bit + 42bit  $\rightarrow$  42-bit multiplication/accumulation operations are executed in two to three cycles.

**SH-2 CPU:** 16bit × 16bit  $\rightarrow$  32-bit multiplication operations are executed in one to two cycles. 16bit × 16bit + 64bit  $\rightarrow$  64-bit multiplication/accumulation operations are executed in two to three cycles. 32bit × 32bit  $\rightarrow$  64-bit multiplication and 32bit × 32bit + 64bit  $\rightarrow$  64-bit multiplication/accumulation operations are executed in two to four cycles.

#### 4.1.7 T Bit

The T bit in the status register changes according to the result of the comparison, and in turn is the condition (true/false) that determines if the program will branch (table 4.3). The number of instructions after T bit in the status register is kept to a minimum to improve the processing speed.

#### Table 4.3 T Bit

SH-1/SH-2 CPU		Description	Example for Other CPU	
CMP/GE	R1,R0	T bit is set when $R0 \ge R1$ . The	CMP.W	R1,R0
BT	TRGET0	program branches to TRGET0 when R0 ≥ R1 and to TRGET1	BGE	TRGET0
BF	TRGET1	when $R0 < R1$ .	BLT	TRGET1
ADD	#-1,R0	T bit is not changed by ADD. T	SUB.W	#1,R0
CMP/EQ	#0,R0	bit is set when R0 = 0. The program branches if R0 = 0.	BEQ	TRGET
BT	TRGET	program branches in tto = 0.		

#### 4.1.8 Immediate Data

Byte immediate data is located in instruction code. Word or longword immediate data is not input via instruction codes but is stored in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement (table 4.4).

Classification	SH-1/SH-	2 CPU	Exampl	le for Other CPU
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0
16-bit immediate	MOV.W	@(disp,PC),R0	MOV.W	#H'1234,R0
	.DATA.W	Н'1234		
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,R0
	.DATA.L	н'12345678		
	6 AL .			

Table 4.4 Immediate Data Accessing

Note: The address of the immediate data is accessed by @(disp, PC).

#### 4.1.9 Absolute Address

When data is accessed by absolute address, the value already in the absolute address is placed in the memory table. Loading the immediate data when the instruction is executed transfers that value to the register and the data is accessed in the indirect register addressing mode.

#### Table 4.5 Absolute Address

Classification	SH-1/SH-2 CPU		Example for Other CPU		
Absolute address	MOV.L	@(disp,PC),R1	MOV.B	@H'12345678,R0	
	MOV.B	@R1,R0			
	.DATA.L	Н'12345678			

#### 4.1.10 16-Bit/32-Bit Displacement

When data is accessed by 16-bit or 32-bit displacement, the pre-existing displacement value is placed in the memory table. Loading the immediate data when the instruction is executed transfers that value to the register and the data is accessed in the indirect indexed register addressing mode.

Classification	SH-1/SH-2	CPU	Example	e for Other CPU
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1),R2
	MOV.W	@(R0,R1),R2		
	.DATA.W	н'1234		

### Table 4.6 Displacement Accessing

# 4.2 Addressing Modes

Addressing modes and effective address calculation are described in table 4.7.

#### Table 4.7 Addressing Modes and Effective Addresses

Addressin g Mode	Instruction Format	Effective Addresses Calculation	Formula
Direct register addressing	Rn	The effective address is register Rn. (The operand is the contents of register Rn.)	-
Indirect register addressing	@Rn	The effective address is the content of register RnRnRn	Rn
Post- increment indirect register addressing	@Rn +	The effective address is the content of register Rn. A constant is added to the content of Rn after the instruction is executed. 1 is added for a byte operation, 2 for a word operation, or 4 for a longword operation.	Rn (After the instruction is executed) Byte: Rn + 1 $\rightarrow$ Rn
		Rn + 1/2/4 + 1/2/4	Word: Rn + 2 $\rightarrow$ Rn Longword: Rn + 4 $\rightarrow$ Rn
Pre- decrement indirect	@-Rn	The effective address is the value obtained by subtracting a constant from Rn. 1 is subtracted for a byte operation, 2 for a word operation, or 4 for a	Byte: $Rn - 1$ $\rightarrow Rn$ Word: $Rn - 2$
register addressing		longword operation. Rn $Rn - 1/2/4$ $Rn - 1/2/4$ $Rn - 1/2/4$	$\rightarrow$ Rn Longword: Rn – 4 $\rightarrow$ Rn (Instruction executed with Rn after calculation)

Addressin g Mode	Instruction Format	Effective Addresses Calculation	Formula
Indirect register addressing	@(disp:4, Rn)	The effective address is Rn plus a 4-bit displacement (disp). The value of disp is zero- extended, and remains the same for a byte	Byte: Rn + disp
with displace- ment		operation, is doubled for a word operation, or is quadrupled for a longword operation.	Word: Rn + disp $\times$ 2
ment		Rn disp Rn	Longword: Rn + disp $\times$ 4
		(zero-extended) + disp $\times$ 1/2/4	
		1/2/4	
Indirect indexed	@(R0, Rn)	The effective address is the Rn value plus R0.	Rn + R0
register addressing		Rn + R0	
Indirect GBR addressing	@(disp:8, GBR)	The effective address is the GBR value plus an 8- bit displacement (disp). The value of disp is zero- extended, and remains the same for a byte	Byte: GBR + disp
with displace-		operation, is doubled for a word operation, or is quadrupled for a longword operation.	Word: GBR + disp $\times$ 2
ment		GBR	Longword: GBR + disp $\times$
		disp (zero-extended) + disp × 1/2/4	4
		1/2/4	
Indirect indexed	@(R0, GBR)	The effective address is the GBR value plus R0.	GBR + R0
GBR addressing		GBR (+) GBR + R0	

# Table 4.7 Addressing Modes and Effective Addresses (cont)

Addressin g Mode	Instruction Format	Effective Addresses Calculation	Formula
PC relative addressing with displace- ment	@(disp:8, PC)	The effective address is the PC value plus an 8-bit displacement (disp). The value of disp is zero- extended, and disp is doubled for a word operation, or is quadrupled for a longword operation. For a longword operation, the lowest two bits of the PC are masked. PC (for longword) (for longword) (for longword) (for longword) (zero-extended) (zero-extended) (zero-extended) (zero-extended)	Word: PC + disp × 2 Longword: PC & H'FFFFFFC + disp × 4
PC relative addressing	disp:8	The effective address is the PC value sign- extended with an 8-bit displacement (disp), doubled, and added to the PC. PC disp (sign-extended) 2	PC + disp × 2
	disp:12	The effective address is the PC value sign- extended with a 12-bit displacement (disp), doubled, and added to the PC. PC disp (sign-extended) 2	PC + disp × 2

# Table 4.7 Addressing Modes and Effective Addresses (cont)

Addressin g Mode	Instruction Format	Effective Addresses Calculation	Formula
PC relative addressing (cont)	Rn	The effective address is the register PC plus Rn.	PC + Rn
Immediate addressing	#imm:8	The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions are zero-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the MOV, ADD, and CMP/EQ instructions are sign-extended.	_
	#imm:8	Immediate data (imm) for the TRAPA instruction is zero-extended and is quadrupled.	_

#### Table 4.7 Addressing Modes and Effective Addresses (cont)

### 4.3 Instruction Format

The instruction format table, table 4.8, refers to the source operand and the destination operand. The meaning of the operand depends on the instruction code. The symbols are used as follows:

- xxxx: Instruction code
- mmmm: Source register
- nnnn: Destination register
- iiii: Immediate data
- dddd: Displacement

## Table 4.8Instruction Formats

Instruction Formats	Source Operand	Destination Operand	Example
0 format	_	_	NOP
15 0 			
n format	_	nnnn: Direct register	MOVT Rn
15 0 xxxx nnnn xxxx xxxx	Control register or system register	nnnn: Direct register	STS MACH, Rn

Instruction Formats	Source Operand	Destination Operand	Example
n format (cont)	Control register or system register	nnnn: Indirect pre-decrement register	STC.L SR,@-Rn
m format	mmmm: Direct register	Control register or system register	LDC Rm, SR
150 xxxx mmmm xxxx xxxx	mmmm: Indirect post-increment register	Control register or system register	LDC.L @Rm+,SR
	mmmm: Direct register	_	JMP @Rm
	mmmm: PC relative using Rm	_	BRAF Rm
nm format	mmmm: Direct register	nnnn: Direct register	ADD Rm,Rn
150 xxxx nnnn mmmm xxxx	mmmm: Direct register	nnnn: Indirect register	MOV.L Rm,@Rn
	mmm: Indirect post-increment register (multiply/ accumulate) nnnn*: Indirect post-increment register (multiply/ accumulate)	MACH, MACL	MAC.W @Rm+,@Rn+
	mmmm: Indirect post-increment register	nnnn: Direct register	MOV.L @Rm+,Rn
	mmmm: Direct register	nnnn: Indirect pre-decrement register	MOV.L Rm,@-Rn
	mmmm: Direct register	nnnn: Indirect indexed register	MOV.L Rm,@(R0,Rn)
md format 15 0 xxxx xxxx mmmm dddd	mmmmdddd: indirect register with displacement	R0 (Direct register)	MOV.B @(disp,Rm),R0

### Table 4.8 Instruction Formats (cont)

n	d4 form	at			R0 (Direct	nnnndddd:	MOV.B
1	5			C	register)	Indirect register	R0,@(disp,Rn)
	хххх	xxxx	nnnn	dddd		with displacement	

Note: In multiply/accumulate instructions, nnnn is the source register.

Instruction Formats	Source Operand	Destination Operand	Example
nmd format 150 XXXX nnnn mmmm dddd	mmmm: Direct register	nnnndddd: Indirect register with displacement	MOV.L Rm,@(disp,Rn)
	mmmmdddd: Indirect register with displacement	nnnn: Direct register	MOV.L @(disp,Rm),Rn
d format 15 0 xxxx xxxx dddd dddd	ddddddd: Indirect GBR with displacement	R0 (Direct register)	MOV.L @(disp,GBR),R0
	R0(Direct register)	ddddddd: Indirect GBR with displacement	MOV.L R0,@(disp,GBR)
	dddddddd: PC relative with displacement	R0 (Direct register)	MOVA @(disp,PC),R0
	dddddddd: PC relative	_	BF label
d12 format 15 0 xxxx dddd dddd	dddddddddd d: PC relative	_	BRA label (label = disp + PC)
nd8 format 15 0 xxxx nnnn dddd dddd	ddddddd: PC relative with displacement	nnnn: Direct register	MOV.L @(disp,PC),Rn
i format	iiiiiiii: Immediate	Indirect indexed GBR	AND.B #imm,@(R0,GBR)
150 xxxx xxxx iiii iiii	iiiiiiii: Immediate	R0 (Direct register)	AND #imm,R0
	iiiiiiii: Immediate	_	TRAPA #imm
ni format 150 XXXX nnnn iiiii iiii	iiiiiiii: Immediate	nnnn: Direct register	ADD #imm,Rn

## Table 4.8 Instruction Formats (cont)

# Section 5 Instruction Set

## 5.1 Instruction Set by Classification

Table 5.1 lists instructions by classification.

### Table 5.1 Classification of Instructions

		Applicat Instructio				
Classification	Types	Operation Code	Function	SH-2	SH-1	No. of Instructions
Data transfer	r 5	MOV	Data transfer Immediate data transfer Peripheral module data transfer Structure data transfer	Х	Х	39
		MOVA	Effective address transfer	Х	Х	-
		MOVT	T-bit transfer	Х	Х	-
	SWA	SWAP	Swap of upper and lower bytes	Х	Х	-
		XTRCT	Extraction of the middle of registers connected	Х	Х	-

					icable Ictions		
Classification	Types	Operation Code	Function	SH-2	SH-1	No. of Instructions	
Arithmetic	21	ADD	Binary addition	Х	Х	33	
operations		ADDC	Binary addition with carry	Х	Х		
		ADDV	Binary addition with overflow check	Х	Х	-	
		CMP/con d	Comparison	Х	Х	-	
		DIV1	Division	Х	Х	-	
		DIV0S	Initialization of signed division	Х	Х	•	
		DIV0U	Initialization of unsigned division	Х	Х		
		DMULS	Signed double-length multiplication	Х		-	
		DMULU	Unsigned double-length multiplication	Х			
		DT	Decrement and test	Х			
		EXTS	Sign extension	Х	Х		
		EXTU	Zero extension	Х	Х		
		MAC	Multiply/accumulate, double- length multiply/accumulate operation*1	Х	Х		
		MUL	Double-length multiplication	Х			
		MULS	Signed multiplication	Х	Х		
		MULU	Unsigned multiplication	Х	Х		
		NEG	Negation	Х	Х	-	
		NEGC	Negation with borrow	Х	Х		
		SUB	Binary subtraction	Х	Х		
		SUBC	Binary subtraction with borrow	Х	Х		
		SUBV	Binary subtraction with underflow check	Х	Х		

## Table 5.1 Classification of Instructions (cont)

Notes 1. Double-length multiply/accumulate is an SH-2 function.

				Applio Instru	cable		
Classification	Types	Operation Code	Function	SH-2 SH-1		No. of Instructions	
Logic	6	AND	Logical AND	Х	Х	14	
operations		NOT	Bit inversion	Х	Х	-	
		OR	Logical OR	Х	Х	-	
		TAS	Memory test and bit set	Х	Х	-	
		TST	Logical AND and T-bit set	Х	Х	-	
		XOR	Exclusive OR	Х	Х	-	
Shift	10	ROTL	One-bit left rotation	Х	Х	14	
		ROTR	One-bit right rotation	Х	Х	-	
		ROTCL	One-bit left rotation with T bit	Х	Х	-	
		ROTCR	One-bit right rotation with T bit	Х	Х		
		SHAL	One-bit arithmetic left shift	Х	Х	-	
		SHAR	One-bit arithmetic right shift	Х	Х	-	
		SHLL	One-bit logical left shift	Х	Х	-	
		SHLLn	n-bit logical left shift	Х	Х	-	
		SHLR	One-bit logical right shift	Х	Х	-	
		SHLRn	n-bit logical right shift	Х	Х	-	
Branch	9	BF	Conditional branch, conditional branch with delay <sup>* 2</sup> (T = 0)	Х	Х	11	
		BT	Conditional branch, conditional branch with delay <sup>*2</sup> (T = 1)	Х	Х	-	
		BRA	Unconditional branch	Х	Х	-	
		BRAF	Unconditional branch	Х		-	
		BSR	Branch to subroutine procedure	Х	Х	-	
		BSRF	Branch to subroutine procedure	Х		-	
		JMP	Unconditional branch	Х	Х	-	
		JSR	Branch to subroutine procedure	Х	Х	-	
		RTS	Return from subroutine procedure	Х	Х	-	

## Table 5.1 Classification of Instructions (cont)

Notes 2. Conditional branch with delay is an SH-2 CPU function.

				Applicable Instructions								
Classification	Types	Operation Code	Function	SH-2	SH-1	No. of Instructions						
System	11	CLRT	T-bit clear	Х	Х	31						
control						CLRMAC	MAC register clear	Х	Х			
				LDC	Load to control register	Х	Х	-				
							LDS	Load to system register	Х	x x		
									NOP	No operation	Х	X
						RTE	Return from exception processing	Х	Х	-		
		SETT	T-bit set	Х	Х	-						
			SLEEP	Shift into power-down mode	Х	Х						
		STC	Storing control register data	Х	Х	-						
				STS	Storing system register data	Х	Х	-				
		TRAPA	Trap exception processing	Х	Х							
Total:	62					142						

## Table 5.1 Classification of Instructions (cont)

Instruction codes, operation, and execution states are listed in table 5.2 in order by classification.

ltem	Format	Explanation
Instruction mnemonic	OP.Sz SRC,DEST	OP: Operation code Sz: Size SRC: Source DEST: Destination Rm: Source register Rn: Destination register imm: Immediate data disp: Displacement*
Instruction code	MSB ↔ LSB	mmmm: Source register nnnn: Destination register 0000: R0 0001: R1  1111: R15 iiii: Immediate data dddd: Displacement
Operation summary	→, ← (xx) M/Q/T &   ^ < <n,>&gt;n</n,>	Direction of transfer Memory operand Flag bits in the SR Logical AND of each bit Logical OR of each bit Exclusive OR of each bit Logical NOT of each bit n-bit left/right shift
Execution cycle		Value when no wait states are inserted
Instruction execution cycles		<ul> <li>The execution cycles shown in the table are minimums.</li> <li>The actual number of cycles may be increased:</li> <li>1. When contention occurs between instruction fetches and data access, or</li> <li>2. When the destination register of the load instruction (memory → register) and the register used by the next instruction are the same.</li> </ul>
T bit		Value of T bit after instruction is executed
_		No change

 Table 5.2
 Instruction Code Format

Note: Scaling (x1, x2, x4) is performed according to the instruction operand size. See "6. Instruction Descriptions" for details.

### 5.1.1 Data Transfer Instructions

Tables 5.3 to 5.8 list the minimum number of clock states required for execution.

## Table 5.3 Data Transfer Instructions

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	•				Execu- tion	T
RnRnMOV.W@(disp,PC),Rn1001nnndddddddd(disp × 2 + PC) $\rightarrow$ Sign extension $\rightarrow$ Rn1MOV.L@(disp,PC),Rn1101nnnndddddddd(disp × 4 + PC) $\rightarrow$ Rn1MOVRm,Rn0110nnnmmm0001Rm $\rightarrow$ Rn1MOV.BRm,@Rn0010nnnmmm0000Rm $\rightarrow$ (Rn)1MOV.LRm,@Rn0010nnnmmm0001Rm $\rightarrow$ (Rn)1MOV.LRm,@Rn0010nnnmmm0001Rm $\rightarrow$ (Rn)1MOV.LRm,@Rn0110nnnmmm0000Rm $\rightarrow$ (Rn)1MOV.L@Rm,Rn0110nnnmmm0000Rm $\rightarrow$ (Rn)1MOV.L@Rm,Rn0110nnnmmm0000(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm,Rn0110nnnmmm0000Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.L@Rm,Rn0110nnnmmm0000Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.BRm,@-Rn0010nnnmmm0100Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.LRm,@-Rn0110nnnmmm0100Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.B@Rm+,Rn0110nnnmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+,Rn0110nnnmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+,Rn0110nnnmmm0101(Rm) $\rightarrow$ Rn,Rm + 4 $\rightarrow$ Rm1MOV.L@Rm+,Rn0100000nnnnddddR0 $\rightarrow$ (disp × 2 + Rn)1MOV.L@Rm+,Rn0100000nnnnddddR0 $\rightarrow$ (disp × 4 + Rn)1MOV.L@Rm+,Rn0100010nmmmdddd(disp × 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.L@(disp,Rm),R0 <td< th=""><th>Instruc</th><th>tion</th><th>Instruction Code</th><th>•</th><th></th><th>Bit</th></td<>	Instruc	tion	Instruction Code	•		Bit
extension $\rightarrow$ RnMOV.L@(disp,PC),Rn1101nnnnddddddd(disp $\times 4 + PC$ ) $\rightarrow$ Rn1MOVRm,Rn0110nnnnmmm0001Rm $\rightarrow$ Rn1MOV.BRm,@Rn0010nnnnmmm0000Rm $\rightarrow$ (Rn)1MOV.LRm,@Rn0010nnnnmmm0001Rm $\rightarrow$ (Rn)1MOV.B@Rm,Rn0110nnnnmmm0000(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.B@Rm,Rn0110nnnnmmm0000(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.B@Rm,Rn0110nnnnmmm0000(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm,Rn0110nnnnmmm0010(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.BRm,@-Rn0010nnnnmmm0010Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.BRm,@-Rn0010nnnnmmm0101Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.BRm,@-Rn0010nnnnmmm0101Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.B@Rm+,Rn0110nnnnmmm0100Rm $\rightarrow$ Sign extension $\rightarrow$ 1MOV.B@Rm+,Rn0110nnnnmmm0101Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm+,Rn0110nnnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+,Rn0110nnnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+,Rn0110nnnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+,Rn0100000nnnddddRO $\rightarrow$ (disp $\times$ 4 Rn)1MOV.L@Rm+,Rn0100010nmmmdddd(disp $\times$ 4 Rm)1MOV.B@(disp,Rm),R010000100mmmdddd(disp $\times$ 4 Rm) $\rightarrow$ ROMOV.L <td>MOV</td> <td>#imm,Rn</td> <td>1110nnnniiiiiiii</td> <td>_ 0</td> <td>1</td> <td>_</td>	MOV	#imm,Rn	1110nnnniiiiiiii	_ 0	1	_
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	MOV.W	@(disp,PC),Rn	1001nnnnddddddd		1	—
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	MOV.L	@(disp,PC),Rn	1101nnnnddddddd	$(disp \times 4 + PC) \to Rn$	1	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	MOV	Rm,Rn	0110nnnnmmmm0011	$Rm \rightarrow Rn$	1	_
NOV.LRm, @Rn0010nnnmmmm0001Rm $\rightarrow$ (Rn)1MOV.LRm, Rn0110nnnmmmm0000(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm, Rn0110nnnmmmm0000(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm, Rn0110nnnmmmm0010(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm, Rn0110nnnmmmm0100Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.BRm, @-Rn0010nnnmmmm0100Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.WRm, @-Rn0010nnnmmmm0101Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.LRm, @-Rn0010nnnmmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.B@Rm+, Rn0110nnnmmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.B@Rm+, Rn0110nnnmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+, Rn0110nnnmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+, Rn0110nnnmmm0100(Rm) $\rightarrow$ Rn, Rm + $4 \rightarrow$ Rm1MOV.L@Rm+, Rn0110nnnmmm0100(Rm) $\rightarrow$ (disp $\times$ 2 + Rn)1MOV.L@Rm+, Rn0100000nnnnddddR0 $\rightarrow$ (disp $\times$ 2 + Rn)1MOV.BR0, @(disp, Rn)0001nnnnmmmdddd(disp $\times$ 2 + Rn)1MOV.B@(disp, Rm), R01000010mmmdddd(disp $\times$ 2 + Rn)1MOV.W@(disp, Rm), R01000010mmmdddd(disp $\times$ 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R0MOV.W@(disp, Rm), R01000010mmmdddd(disp $\times$ 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R0MOV.BRm, @(R0, Rn), R01000010mmmdddd(disp $\times$	MOV.B	Rm,@Rn	0010nnnnmmm0000	$Rm \rightarrow (Rn)$	1	_
$\begin{array}{c} \text{MOV.B} & \text{Rm, Rn} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow 1 & \\ \text{Rn} & \text{Rn} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow 1 & \\ \text{Rn} & \text{Rn} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow 1 & \\ \text{Rn} & \text{MOV.L} & @\text{Rm, Rn} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Rn} & 1 & \\ \text{Rn} & \text{MOV.B} & \text{Rm, @-Rn} & \text{OllOmminimum0000} & \text{Rn-1} \rightarrow \text{Rn, Rm} \rightarrow (\text{Rn}) & 1 & \\ \text{MOV.B} & \text{Rm, @-Rn} & \text{OllOmminimum0000} & \text{Rn-2} \rightarrow \text{Rn, Rm} \rightarrow (\text{Rn}) & 1 & \\ \text{MOV.L} & \text{Rm, @-Rn} & \text{OllOmminimum0000} & \text{Rn-4} \rightarrow \text{Rn, Rm} \rightarrow (\text{Rn}) & 1 & \\ \text{MOV.L} & \text{Rm, @-Rn} & \text{OllOmminimum0000} & \text{Rn-4} \rightarrow \text{Rn, Rm} \rightarrow (\text{Rn}) & 1 & \\ \text{MOV.B} & @\text{Rm+, Rn} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow 1 & \\ \text{Rn, Rm+1} \rightarrow \text{Rm} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow 1 & \\ \text{Rn, Rm+1} \rightarrow \text{Rm} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow 1 & \\ \text{Rn, Rm+2} \rightarrow \text{Rm} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow 1 & \\ \text{Rn, Rm+2} \rightarrow \text{Rm} & \text{OllOmminimum0000} & (\text{Rm}) \rightarrow \text{Rn, Rm+4} \rightarrow \text{Rm} & 1 & \\ \\ \text{MOV.L} & @\text{Rm+, Rn} & \text{OllOmminimum0010} & (\text{Rm}) \rightarrow \text{Rn, Rm+4} \rightarrow \text{Rm} & 1 & \\ \\ \text{MOV.B} & \text{RO, @(disp, Rn)} & \text{IO00000nnnndddd} & \text{RO} \rightarrow (disp \times 2 + \text{Rn}) & 1 & \\ \\ \text{MOV.L} & \text{Rm, @(disp, Rm)} & \text{Ol001nnnmmmdddd} & \text{Rm} \rightarrow (\text{disp} \times 4 + \text{Rn}) & 1 & \\ \\ \text{MOV.B} & @(\text{disp, Rm}), \text{RO} & \text{IO00010mmmdddd} & (\text{disp} \times 4 + \text{Rn}) & 1 & \\ \\ \text{MOV.L} & @(\text{disp, Rm}), \text{RO} & \text{IO00010mmmdddd} & (\text{disp} \times 4 + \text{Rm}) & 1 & \\ \\ \text{MOV.L} & @(\text{disp, Rm}), \text{RO} & \text{IO00010mmmdddd} & (\text{disp} \times 4 + \text{Rm}) & 1 & \\ \\ \\ \text{MOV.L} & @(\text{disp, Rm}), \text{RO} & \text{IO00010mmmmdddd} & (\text{disp} \times 4 + \text{Rm}) \rightarrow \text{RO} & 1 & \\ \\ \\ \text{MOV.L} & @(\text{disp, Rm}), \text{RO} & \text{IO00000000} \text{Rm} \rightarrow (\text{RO+Rm}) \rightarrow \text{RO} & 1 & \\ \\ \\ \text{MOV.B} & \text{Rm, @(RO, Rn)} & \text{O0000000} \text{Rm} \rightarrow (\text{RO+Rm}) & 1 & \\ \\ \\ \end{tabular} \{ROOMOUN} \{ROOMOUN} \{ROOMOUN} \{ROOMOUN} \{ROOMOUN} \{ROOMOUN} \{ROOMOUN} \{ROOMOUN} \{ROOMOUN} \{ROOM$	MOV.W	Rm,@Rn	0010nnnnmmm0001	$Rm \rightarrow (Rn)$	1	_
RnRnMOV.W@Rm,Rn0110nnnnmmm0001(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm,Rn0110nnnmmm0000(Rm) $\rightarrow$ Rn1MOV.BRm,@-Rn0010nnnmmm0100Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.WRm,@-Rn0010nnnmmm0101Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.LRm,@-Rn0010nnnmmm0101Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.B@Rm+,Rn0110nnnmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.B@Rm+,Rn0110nnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.U@Rm+,Rn0110nnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+,Rn0110nnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.BR0,@(disp,Rn)1000000nnnnddddR0 $\rightarrow$ (disp $\times$ 4 + Rn)1MOV.LRm,@(disp,Rm),R01000010nmmmdddd(disp $\times$ 4 + Rn)1MOV.W@(disp,Rm),R01000010nmmmdddd(disp $\times$ 4 + Rn) $\rightarrow$ 1MOV.L@(disp,Rm),Rn0101nnnmmmdddd(disp $\times$ 4 + Rn) $\rightarrow$ 1MOV.L@(disp,Rm),Rn0101nnnmmmdddd(Rm $\rightarrow$ (R0 + Rn)1MOV.BRn,@(R0,Rn)0000nnnnmmmdddd(Rm $\rightarrow$ (R0 + Rn) <td>MOV.L</td> <td>Rm,@Rn</td> <td>0010nnnnmmm0010</td> <td><math>Rm \rightarrow (Rn)</math></td> <td>1</td> <td>_</td>	MOV.L	Rm,@Rn	0010nnnnmmm0010	$Rm \rightarrow (Rn)$	1	_
RNRn0110nnnmmm0010(Rm) $\rightarrow$ Rn1MOV.L@Rm,Rn0010nnnnmmm0010Rm-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.BRm,@-Rn0010nnnmmm0100Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.WRm,@-Rn0010nnnmmm0101Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.LRm,@-Rn0010nnnmmm0100Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.B@Rm+,Rn0110nnnmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm+,Rn0110nnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+,Rn0110nnnmmm0101(Rm) $\rightarrow$ Rn,Rm + 4 $\rightarrow$ Rm1MOV.L@Rm+,Rn0110nnnmmm0110(Rm) $\rightarrow$ (disp + Rn)1MOV.BR0,@(disp,Rn)1000000nnnndddR0 $\rightarrow$ (disp × 2 + Rn)1MOV.LRm,@(disp,Rn), R01000100mmmdddd(disp × 4 + Rn)1MOV.B@(disp,Rm),R010000101mmmdddd(disp × 4 + Rn)1MOV.L@(disp,Rm),R010000101mmmdddd(disp × 4 + Rm) $\rightarrow$ 1MOV.L@(disp,Rm),R010000101mmmdddd(disp × 4 + Rm) $\rightarrow$ 1MOV.L@(disp,Rm),R010000101mmmdddd(disp × 4 + Rm) $\rightarrow$ 1MOV.L@(disp,Rm),R010000101mmmdddd(disp × 4 + Rm) $\rightarrow$ 1MOV.L@(disp,Rm),R01001nnnmmm0100Rm $\rightarrow$ (R0 + Rn)1MOV.BRm,@(R0,Rn)000nnnnmmm0100Rm $\rightarrow$ (R0 + Rn)1	MOV.B	@Rm,Rn	0110nnnnmmm0000	<u> </u>	1	_
MOV.BRm, @-RnOOIOnnnnmmm0100Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.WRm, @-RnOOIOnnnnmmm0100Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.LRm, @-RnOOIOnnnnmmm0101Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.B@Rm+, RnOIIOnnnnmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm+, RnOIIOnnnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm+, RnOIIOnnnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+, RnOIIOnnnnmmm0101(Rm) $\rightarrow$ Rn, Rm + 4 $\rightarrow$ Rm1MOV.L@Rm+, RnOIIOnnnnmmm0110(Rm) $\rightarrow$ Rn, Rm + 4 $\rightarrow$ Rm1MOV.BR0,@(disp,Rn)1000000nnnnddddR0 $\rightarrow$ (disp + Rn)1MOV.LRm,@(disp,Rn)0001nnnnmmmddddRm $\rightarrow$ (disp × 2 + Rn)1MOV.LRm,@(disp,Rm), R010000100mmmdddd(disp × 4 + Rn)1MOV.W@(disp,Rm),R010000101mmmdddd(disp × 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.L@(disp,Rm),R010000101mmmdddd(disp × 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.L@(disp,Rm),R010000101mmmdddd(disp × 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.L@(disp,Rm),R010000101mmmdddd(disp × 4 + Rm) $\rightarrow$ Rn1MOV.BRm,@(R0,Rn)0000nnnnmmm0100Rm $\rightarrow$ (R0+Rn)1MOV.BRm,@(R0,Rn)0000nnnnmmm0100Rm $\rightarrow$ (R0+Rn)1	MOV.W	@Rm,Rn	0110nnnnmmm0001		1	
INDULSINITYCOLOMINATIONINITYINITYINITYMOV.BRm,@-Rn0010nnnnmmm0101Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.LRm,@-Rn0010nnnnmmm0110Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1MOV.B@Rm+,Rn0110nnnnmmm0100(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm+,Rn0110nnnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.W@Rm+,Rn0110nnnnmmm0101(Rm) $\rightarrow$ Sign extension $\rightarrow$ 1MOV.L@Rm+,Rn0110nnnnmmm0110(Rm) $\rightarrow$ Rn,Rm + 4 $\rightarrow$ Rm1MOV.BR0,@(disp,Rn)1000000nnnnddddR0 $\rightarrow$ (disp $\times$ 2 + Rn)1MOV.WR0,@(disp,Rn)100001nnnndmmmddddRm $\rightarrow$ (disp $\times$ 2 + Rn)1MOV.LRm,@(disp,Rm),R01000010nmmdddd(disp $\times$ 2 + Rn)1MOV.B@(disp,Rm),R01000010nmmmdddd(disp $\times$ 2 + Rm)1MOV.W@(disp,Rm),R01000010nmmmdddd(disp $\times$ 2 + Rm)1MOV.B@(disp,Rm),R01000010nmmmdddd(disp $\times$ 4 + Rm)1MOV.W@(disp,Rm),R010000101mmmdddd(disp $\times$ 4 + Rm)N1MOV.L@(disp,Rm),Rn0101nnnmmm0100Rm $\rightarrow$ (R0 + Rn)1MOV.BRm,@(R0,Rn)0000nnnnmmm0100Rm $\rightarrow$ (R0 + Rn)1MOV.BRm,@(R0,Rn)0000nnnnmmm0100Rm $\rightarrow$ (R0 + Rn)1	MOV.L	@Rm,Rn	0110nnnnmmmm0010	$(Rm) \rightarrow Rn$	1	_
MOV.NNaily andColorinninimum of of the probability of	MOV.B	Rm,@-Rn	0010nnnnmmm0100	$\text{Rn-1} \rightarrow \text{Rn}, \text{Rm} \rightarrow (\text{Rn})$	1	_
MOV.B $@Rm+,Rn$ 0110nnnmmm0100 $(Rm) \rightarrow Sign extension \rightarrow 1$ $-$ MOV.W $@Rm+,Rn$ 0110nnnnmmm0101 $(Rm) \rightarrow Sign extension \rightarrow 1$ $-$ MOV.L $@Rm+,Rn$ 0110nnnnmmm0101 $(Rm) \rightarrow Sign extension \rightarrow 1$ $-$ MOV.L $@Rm+,Rn$ 0110nnnnmmm0110 $(Rm) \rightarrow Rn,Rm+4 \rightarrow Rm$ 1MOV.B $R0,@(disp,Rn)$ 1000000nnnndddd $R0 \rightarrow (disp + Rn)$ 1MOV.W $R0,@(disp,Rn)$ 1000000nnnndddd $R0 \rightarrow (disp \times 2 + Rn)$ 1MOV.L $Rm,@(disp,Rm),R0$ 1000010nmmmdddd $(disp \times 4 + Rn)$ 1MOV.B $@(disp,Rm),R0$ 10000101mmmdddd $(disp \times 2 + Rm) \rightarrow Sign$ 1MOV.W $@(disp,Rm),R0$ 10000100mmmdddd $(disp \times 2 + Rm) \rightarrow Sign$ 1MOV.B $@(disp,Rm),R0$ 10000101mmmmdddd $(disp \times 4 + Rm) \rightarrow Rn$ 1MOV.L $@(disp,Rm),Rn$ 0101nnnnmmmdddd $(disp \times 4 + Rm) \rightarrow Rn$ 1MOV.B $Rm,@(R0,Rn)$ 0000nnnnmmmdddd $Rm \rightarrow (R0 + Rn)$ 1MOV.B $Rm,@(R0,Rn)$ 0000nnnnmmmdddd $Rm \rightarrow (R0 + Rn)$ 1	MOV.W	Rm,@-Rn	0010nnnnmmm0101	$Rn\!\!-\!\!2\toRn,Rm\to(Rn)$	1	_
$Rn,Rm + 1 \rightarrow Rm$ MOV.W $@Rm+,Rn$ $0110nnnnmmm0101$ $(Rm) \rightarrow Sign extension \rightarrow 1$ $-$ MOV.L $@Rm+,Rn$ $0110nnnnmmm0110$ $(Rm) \rightarrow Rn,Rm + 4 \rightarrow Rm$ $1$ $-$ MOV.B $R0,@(disp,Rn)$ $1000000nnnndddd$ $R0 \rightarrow (disp + Rn)$ $1$ $-$ MOV.W $R0,@(disp,Rn)$ $1000000nnnndddd$ $R0 \rightarrow (disp \times 2 + Rn)$ $1$ $-$ MOV.L $Rm,@(disp,Rn)$ $0001nnnnmmmdddd$ $Rm \rightarrow (disp \times 4 + Rn)$ $1$ $-$ MOV.B $@(disp,Rm),R0$ $10000100mmmddddd$ $(disp + Rm) \rightarrow Sign$ $1$ $-$ MOV.B $@(disp,Rm),R0$ $10000101mmmddddd$ $(disp \times 2 + Rm) \rightarrow Sign$ $1$ $-$ MOV.W $@(disp,Rm),R0$ $10000101mmmddddd$ $(disp \times 2 + Rm) \rightarrow Sign$ $1$ $-$ MOV.W $@(disp,Rm),R0$ $10000101mmmddddd$ $(disp \times 2 + Rm) \rightarrow Sign$ $1$ $-$ MOV.B $Rm,@(R0,Rm),R0$ $0101nnnnmmmddddd$ $(disp \times 4 + Rm) \rightarrow Sign$ $1$ $-$ MOV.L $@(disp,Rm),Rn$ $0101nnnnmmmddddd$ $(disp \times 4 + Rm) \rightarrow Rn$ $1$ $-$ MOV.B $Rm,@(R0,Rn)$ $0000nnnnmmm0100$ $Rm \rightarrow (R0 + Rn)$ $1$ $-$	MOV.L	Rm,@-Rn	0010nnnnmmm0110	$Rn4\toRn,Rm\to(Rn)$	1	_
Rn,Rm + 2 $\rightarrow$ RmMOV.L@Rm+,Rn0110nnnnmmm0110(Rm) $\rightarrow$ Rn,Rm + 4 $\rightarrow$ Rm1MOV.BR0,@(disp,Rn)1000000nnnnddddR0 $\rightarrow$ (disp + Rn)1MOV.WR0,@(disp,Rn)10000001nnnnddddR0 $\rightarrow$ (disp $\times$ 2 + Rn)1MOV.LRm,@(disp,Rn)0001nnnnmmmddddRm $\rightarrow$ (disp $\times$ 4 + Rn)1MOV.B@(disp,Rm),R010000100mmmdddd(disp + Rm) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.W@(disp,Rm),R010000101mmmdddd(disp $\times$ 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.W@(disp,Rm),R010000101mmmdddd(disp $\times$ 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.L@(disp,Rm),R010000101mmmdddd(disp $\times$ 2 + Rm) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.L@(disp,Rm),R00101nnnnmmmdddd(disp $\times$ 4 + Rm) $\rightarrow$ Rn1MOV.BRm,@(R0,Rn)0000nnnnmmm0100Rm $\rightarrow$ (R0 + Rn)1MOV.BRm,@(R0,Rn)0000nnnnmmm0100Rm $\rightarrow$ (R0 + Rn)1	MOV.B	@Rm+,Rn	0110nnnnmmm0100	( ) <b>U</b>	1	_
NOV.BControl <th< td=""><td>MOV.W</td><td>@Rm+,Rn</td><td>0110nnnnmmm0101</td><td></td><td>1</td><td></td></th<>	MOV.W	@Rm+,Rn	0110nnnnmmm0101		1	
NOV.DR0,@(disp,Rn)10000001nnnndddR0 $\rightarrow$ (disp $\times 2 + Rn$ )1MOV.WR0,@(disp,Rn)10000001nnnnddddR0 $\rightarrow$ (disp $\times 2 + Rn$ )1MOV.LRm,@(disp,Rn)0001nnnnmmmddddRm $\rightarrow$ (disp $\times 4 + Rn$ )1MOV.B@(disp,Rm),R010000100mmmdddd(disp $+ Rm$ ) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.W@(disp,Rm),R010000101mmmdddd(disp $\times 2 + Rm$ ) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.L@(disp,Rm),R010000101mmmdddd(disp $\times 2 + Rm$ ) $\rightarrow$ Sign extension $\rightarrow$ R01MOV.L@(disp,Rm),Rn0101nnnnmmmdddd(disp $\times 4 + Rm$ ) $\rightarrow$ Rn1MOV.BRm,@(R0,Rn)0000nnnnmmm0100Rm $\rightarrow$ (R0 + Rn)1	MOV.L	@Rm+,Rn	0110nnnnmmm0110	$(\text{Rm}) \rightarrow \text{Rn}, \text{Rm} + 4 \rightarrow \text{Rm}$	1	_
MOV.L $Rm,@(disp,Rn)$ 0001nnnnmmmdddd $Rm \rightarrow (disp \times 4 + Rn)$ 1MOV.B $@(disp,Rm),R0$ 10000100mmmdddd $(disp + Rm) \rightarrow Sign$ extension $\rightarrow R0$ 1MOV.W $@(disp,Rm),R0$ 10000101mmmdddd $(disp \times 2 + Rm) \rightarrow Sign$ extension $\rightarrow R0$ 1MOV.L $@(disp,Rm),Rn$ 0101nnnnmmmdddd $(disp \times 4 + Rm) \rightarrow Sign$ extension $\rightarrow R0$ 1MOV.L $@(disp,Rm),Rn$ 0101nnnnmmmdddd $(disp \times 4 + Rm) \rightarrow Rn$ 1MOV.B $Rm,@(R0,Rn)$ 0000nnnnmmm0100 $Rm \rightarrow (R0 + Rn)$ 1	MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	_
MOV.B $@(disp,Rm),R0$ 10000100mmmdddd $(disp + Rm) \rightarrow Sign$ extension $\rightarrow R0$ 1MOV.W $@(disp,Rm),R0$ 10000101mmmdddd $(disp \times 2 + Rm) \rightarrow Sign$ extension $\rightarrow R0$ 1MOV.L $@(disp,Rm),Rn$ 0101nnnnmmmdddd $(disp \times 4 + Rm) \rightarrow Rn$ 1MOV.B $Rm,@(R0,Rn)$ 0000nnnnmmm0100 $Rm \rightarrow (R0 + Rn)$ 1	MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	
extension $\rightarrow R0$ MOV.W@(disp,Rm),R010000101mmmdddd(disp $\times 2 + Rm) \rightarrow Sign$ extension $\rightarrow R0$ 1MOV.L@(disp,Rm),Rn0101nnnnmmmdddd(disp $\times 4 + Rm) \rightarrow Rn$ 1MOV.BRm,@(R0,Rn)0000nnnnmmm0100Rm $\rightarrow (R0 + Rn)$ 1	MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow (\text{disp} \times 4 + \text{Rn})$	1	_
MOV.L $@(disp,Rm),Rn$ $0101nnnnmmmdddd$ $(disp \times 4 + Rm) \rightarrow Rn$ 1MOV.BRm, $@(R0,Rn)$ $0000nnnnmmm0100$ Rm $\rightarrow (R0 + Rn)$ 1	MOV.B	@(disp,Rm),R0	10000100mmmmdddd		1	—
$MOV.B  Rm, @(RO, Rn) \qquad 0000nnnnmmm0100  Rm \rightarrow (RO + Rn) \qquad 1 \qquad -$	MOV.W	@(disp,Rm),R0	10000101mmmmdddd	, I , I	1	_
	MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	$(\text{disp}\times 4 + \text{Rm}) \rightarrow \text{Rn}$	1	_
$MOV.W  \text{Rm}, @(\text{R0}, \text{Rn}) \qquad 0000 \text{nnnnmmm0101}  \text{Rm} \rightarrow (\text{R0} + \text{Rn}) \qquad 1 \qquad -$	MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	_
	MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$Rm \rightarrow (R0 + Rn)$	1	_

Instruc	tion	Instruction Code	Operation	Execu- tion State	T Bit
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$\text{Rm} \rightarrow (\text{R0 + Rn})$	1	_
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	_
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	_
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_
MOV.B	R0,@(disp,GBR)	11000000ddddddd	$R0 \rightarrow (disp + GBR)$	1	_
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4+ GBR)$	1	
MOV.B	@(disp,GBR),R0	11000100ddddddd	(disp + GBR) $\rightarrow$ Sign extension $\rightarrow$ R0	1	_
MOV.W	@(disp,GBR),R0	11000101ddddddd	$\begin{array}{l} (\text{disp} \times 2 + \text{GBR}) \rightarrow \text{ Sign} \\ \text{extension} \rightarrow \text{R0} \end{array}$	1	_
MOV.L	@(disp,GBR),R0	11000110ddddddd	$(\text{disp}\times 4 + \text{GBR}) \rightarrow \text{R0}$	1	_
MOVA	@(disp,PC),R0	11000111ddddddd	$\text{disp} \times \text{4 + PC} \rightarrow \text{R0}$	1	
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	
SWAP.B	Rm,Rn	0110nnnnmmm1000	$\mbox{Rm} \rightarrow \mbox{Swap}$ upper and lower 2 bytes $\rightarrow \mbox{Rn}$	1	_
SWAP.W	Rm,Rn	0110nnnnmmm1001	$Rm \rightarrow Swap \text{ upper and}$ lower word $\rightarrow Rn$	1	_
XTRCT	Rm,Rn	0010nnnnmmm1101	Center 32 bits of Rm and $Rn \rightarrow Rn$	1	—

## Table 5.3 Data Transfer Instructions (cont)

### 5. 1.2 Arithmetic Instructions

### Table 5.4 Arithmetic Instructions

Instruc	tion	Instruction Code	Operation	Execution State	T Bit
ADD	Rm,Rn	0011nnnnmmm110 0	$Rn + Rm \rightarrow Rn$	1	_
ADD	#imm,Rn	0111nnnniiiiiii i	$Rn + imm \rightarrow Rn$	1	_
ADDC	Rm,Rn	0011nnnnmmm111 0	$\begin{array}{l} Rn + Rm + T \rightarrow Rn, \\ Carry \rightarrow T \end{array}$	1	Carry
ADDV	Rm,Rn	0011nnnnmmm111 1	$\begin{array}{l} \text{Rn + Rm} \rightarrow \text{Rn,} \\ \text{Overflow} \ \rightarrow \text{T} \end{array}$	1	Overflow
CMP/EQ	#imm,R0	10001000iiiiii i	If R0 = imm, 1 $\rightarrow$ T	1	Compariso n result
CMP/EQ	Rm,Rn	0011nnnnmmm000 0	If Rn = Rm, 1 $\rightarrow$ T	1	Compariso n result
CMP/HS	Rm,Rn	0011nnnnmmm001 0	If Rn≥Rm with unsigned data, $1 \rightarrow T$	1	Compariso n result
CMP/GE	Rm,Rn	0011nnnnmmm001 1	If $Rn \ge Rm$ with signed data, $1 \rightarrow T$	1	Compariso n result
CMP/HI	Rm,Rn	0011nnnnmmm011 0	If Rn > Rm with unsigned data, $1 \rightarrow T$	1	Compariso n result
CMP/GT	Rm,Rn	0011nnnnmmmm011 1	If Rn > Rm with signed data, $1 \rightarrow T$	1	Compariso n result
CMP/PL	Rn	0100nnnn0001010 1	If Rn > 0, 1 $\rightarrow$ T	1	Compariso n result
CMP/PZ	Rn	0100nnnn0001000 1	If $Rn \ge 0, 1 \rightarrow T$	1	Compariso n result
CMP/ST	R Rm,Rn	0010nnnnmmm110 0	If Rn and Rm have an equivalent byte, 1 $\rightarrow$ T	1	Compariso n result
DIV1	Rm,Rn	0011nnnnmmm010 0	Single-step division (Rn/Rm)	1	Calculation result
DIVOS	Rm,Rn	0010nnnnmmm011 1	$ \begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q}, \\ \text{MSB of } \text{Rm} \rightarrow \text{M}, \text{M} \\ \text{^{A}} \text{Q} \rightarrow \text{T} \end{array} $	1	Calculation result
DIV0U		00000000001100 1	0  ightarrow M/Q/T	1	0

Instruct	tion	Instruction Code	Operation	Execution State	T Bit
DMULS.]	L Rm,Rn* <sup>2</sup>	0011nnnnmmmm1101	Signed operation of Rn x Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	_
			$32 \; x \; 32 \rightarrow 64 \; \text{bits}$		
DMULU.]	L Rm,Rn* <sup>2</sup>	0011nnnnmmmm0101	Unsigned operation of Rn x Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	_
			$32 \; x \; 32 \rightarrow 64 \; \text{bits}$		
DT	Rn* <sup>2</sup>	0100nnnn00010000	$\begin{array}{l} \text{Rn - 1} \rightarrow \text{Rn, when} \\ \text{Rn is 0, 1} \rightarrow \text{T. When} \\ \text{Rn is nonzero, 0} \rightarrow \text{T} \end{array}$	1	Compariso n result
EXTS.B	Rm,Rn	0110nnnnmmm1110	A byte in Rm is sign- extended $\rightarrow$ Rn	1	—
EXTS.W	Rm,Rn	0110nnnnmmm1111	A word in Rm is sign- extended $\rightarrow$ Rn	1	
EXTU.B	Rm,Rn	0110nnnnmmm1100	A byte in Rm is zero- extended $\rightarrow$ Rn	1	
EXTU.W	Rm,Rn	0110nnnnmmm1101	A word in Rm is zero- extended $\rightarrow$ Rn	1	
MAC.L	@Rm+,@Rn+ * <sup>2</sup>	0000nnnmmm1111	Signed operation of $(Rn) \times (Rm) + MAC \rightarrow MAC$	3/(2 to 4)*1	_
			32 x 32 + 64 $\rightarrow$ 64 bits		
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of $(Rn) \times (Rm) + MAC \rightarrow MAC$	3/(2)*1	
			(SH-2 CPU) 16 x 16 + 64 $\rightarrow$ 64 bits		
			(SH-1 CPU) 16 x 16 + 42 $\rightarrow$ 42 bits		
MUL.L	Rm,Rn* <sup>2</sup>	0000nnnnmmm0111	$\begin{array}{l} Rn \ x \ Rm \to MACL, \\ 32 \ x \ 32 \to 32 \ bits \end{array}$	2 to 4*1	_
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed operation of $Rn \times Rm \rightarrow MAC$	1 to 3* <sup>1</sup>	_
			16 x 16 $\rightarrow$ 32 bits		

## Table 5.4 Arithmetic Instructions (cont)

Notes: 1. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions)

2. SH-2 CPU instructions

#### Table 5.4 Arithmetic Instructions (cont)

Instru	ction	Instruction Code	Operation	Execution State	T Bit
MULU.	W Rm,Rn	0010nnnnmmm1110	Unsigned operation of $Rn \times Rm \rightarrow MAC$	1 to 3* <sup>1</sup>	_
			16 x 16 $\rightarrow$ 32 bits		
NEG	Rm,Rn	0110nnnnmmmm1011	0–Rm $\rightarrow$ Rn	1	_
NEGC	Rm,Rn	0110nnnnmmm1010	0–Rm–T $\rightarrow$ Rn, Borrow $\rightarrow$ T	1	Borrow
SUB	Rm,Rn	0011nnnnmmm1000	$Rn-Rm \rightarrow Rn$	1	_
SUBC	Rm,Rn	0011nnnnmmm1010	$Rn-Rm-T \rightarrow Rn$ , Borrow $\rightarrow T$	1	Borrow
SUBV	Rm,Rn	0011nnnnmmm1011	$Rn-Rm \rightarrow Rn$ , Underflow $\rightarrow T$	1	Underflow

Notes: 1. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions)

### 5.1.3 Logic Operation Instructions

Instruc	tion	Instruction Code	Operation	Executio n State	T Bit
AND	Rm,Rn	0010nnnnmmm1001	$Rn \And Rm \to Rn$	1	_
AND	#imm,R0	11001001iiiiiii	R0 & imm $\rightarrow$ R0	1	_
AND.B	<pre>#imm,@(R0,GBR)</pre>	11001101iiiiiii	$\begin{array}{l} (R0+GBR) \& imm \to \\ (R0+GBR) \end{array}$	3	_
NOT	Rm,Rn	0110nnnnmmmm0111	∼Rm → Rn	1	_
OR.	Rm,Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	
OR	#imm,R0	11001011iiiiiii	$R0 \mid imm \rightarrow R0$	1	_
OR.B	<pre>#imm,@(R0,GBR)</pre>	11001111iiiiiii	$(R0 + GBR)   imm \rightarrow$ (R0 + GBR)	3	_
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, 1 $\rightarrow$ T; 1 $\rightarrow$ MSB of (Rn)	4	Test result
TST	Rm,Rn	0010nnnmmmm1000	Rn & Rm; if the result is 0, 1 $\rightarrow$ T	1	Test result
TST	#imm,R0	11001000iiiiiiii	R0 & imm; if the result is 0, 1 $\rightarrow$ T	1	Test result

### Table 5.5 Logic Operation Instructions

## Table 5.5 Logic Operation Instructions (cont)

Instruction		Instruction Code	Operation	Executio n State	T Bit
TST.B	<pre>#imm,@(R0,GBR)</pre>	11001100iiiiiiii	(R0 + GBR) & imm; if the result is 0, $1 \rightarrow T$	3	Test result
XOR	Rm,Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	_
XOR	#imm,R0	11001010iiiiiii	R0 ^ imm $\rightarrow$ R0	1	—
XOR.B	<pre>#imm,@(R0,GBR)</pre>	11001110iiiiiiii	$(R0 + GBR) \wedge imm \rightarrow$ (R0 + GBR)	3	—

### 5.1.4 Shift Instructions

### Table 5.6Shift Instructions

Instruction		Instruction Code	Operation	Execution State	T Bit
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$\text{LSB} \rightarrow \text{Rn} \rightarrow \text{T}$	1	LSB
ROTCL	Rn	0100nnnn00100100	$T \gets Rn \gets T$	1	MSB
ROTCR	Rn	0100nnnn00100101	$T\toRn\toT$	1	LSB
SHAL	Rn	0100nnnn00100000	$T \gets Rn \gets 0$	1	MSB
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1	LSB
SHLL2	Rn	0100nnnn00001000	$Rn{<\!\!\!\!\!<}2\to Rn$	1	_
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_
SHLL8	Rn	0100nnnn00011000	$Rn << 8 \rightarrow Rn$	1	_
SHLR8	Rn	0100nnnn00011001	$\text{Rn}{>>}8 \rightarrow \text{Rn}$	1	_
SHLL16	5 Rn	0100nnnn00101000	$Rn << 16 \rightarrow Rn$	1	_
SHLR16	5 Rn	0100nnnn00101001	$Rn >> 16 \rightarrow Rn$	1	_

### 5.1.5 Branch Instructions

### Table 5.7Branch Instructions

Instruction	Instruction Code	Operation	Executio n State	T Bit
BF label	10001011ddddddd	If T = 0, disp $\times$ 2 + PC $\rightarrow$ PC; if T = 1, nop (where label is disp $\times$ 2 + PC)	3/1* <sup>3</sup>	
BF/S label* <sup>2</sup>	10001111ddddddd	Delayed branch, if T = 0, disp $\times$ 2 + PC $\rightarrow$ PC; if T = 1, nop	2/1* <sup>3</sup>	_
BT label	10001001ddddddd	If T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; if T = 0, nop (where label is disp + PC)	3/1* <sup>3</sup>	_
BT/S label* <sup>2</sup>	10001101ddddddd	Delayed branch, if T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; if T = 0, nop	2/1* <sup>3</sup>	_
BRA label	1010ddddddddddd	Delayed branch, disp $\times 2 + PC \rightarrow PC$	2	_
BRAF Rm* <sup>2</sup>	0000mmmm00100011	Delayed branch, Rm + PC $\rightarrow$ PC	2	_
BSR label	1011ddddddddddd	Delayed branch, PC $\rightarrow$ PR, disp $\times$ 2 + PC $\rightarrow$ PC	2	_
BSRF Rm* <sup>2</sup>	0000mmmm00000011	Delayed branch, PC $\rightarrow$ PR, Rm + PC $\rightarrow$ PC	2	_
JMP @Rm	0100mmmm00101011	Delayed branch, $Rm \to PC$	2	_
JSR @Rm	0100mmmm00001011	Delayed branch, PC $\rightarrow$ PR, Rm $\rightarrow$ PC	2	_
RTS	000000000001011	Delayed branch, PR $\rightarrow$ PC	2	_

Notes: 2. SH-2 CPU instruction

3. One state when it does not branch

## 5.1.6 System Control Instructions

### Table 5.8 System Control Instructions

Instruc	tion	Instruction Code	Operation	Executio n State	T Bit
CLRT		0000000000001000	$0 \rightarrow T$	1	0
CLRMAC	1	000000000101000	$0 \rightarrow MACH, MACL$	1	_
LDC	Rm,SR	0100mmmm00001110	$Rm\toSR$	1	LSB
LDC	Rm,GBR	0100mmmm00011110	$Rm\toGBR$	1	_
LDC	Rm,VBR	0100mmmm00101110	$\text{Rm} \rightarrow \text{VBR}$	1	_
LDC.L	@Rm+,SR	0100mmmm00000111	$(\text{Rm}) \rightarrow \text{SR}, \ \text{Rm} + 4 \rightarrow \text{Rm}$	3	LSB
LDC.L	@Rm+,GBR	0100mmmm00010111	$(\text{Rm}) \rightarrow \text{GBR}, \ \text{Rm} + 4 \rightarrow \text{Rm}$	3	_
LDC.L	@Rm+,VBR	0100mmmm00100111	(Rm) $\rightarrow$ VBR, Rm + 4 $\rightarrow$ Rm	3	_
LDS	Rm,MACH	0100mmmm00001010	$\text{Rm} \rightarrow \text{MACH}$	1	_
LDS	Rm,MACL	0100mmmm00011010	$\text{Rm} \rightarrow \text{MACL}$	1	_
LDS	Rm, PR	0100mmmm00101010	$\text{Rm} \rightarrow \text{PR}$	1	_
LDS.L	@Rm+,MACH	0100mmmm00000110	(Rm) $\rightarrow$ MACH, Rm + 4 $\rightarrow$ Rm	1	_
LDS.L	@Rm+,MACL	0100mmmm00010110	(Rm) $\rightarrow$ MACL, Rm + 4 $\rightarrow$ Rm	1	_
LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \to PR,  Rm + 4 \to Rm$	1	_
NOP		0000000000001001	No operation	1	_
RTE		0000000000101011	Delayed branch, stack area $\rightarrow$ PC/SR	4	LSB
SETT		000000000011000	$1 \rightarrow T$	1	1
SLEEP		000000000011011	Sleep	3* <sup>4</sup>	
STC	SR,Rn	0000nnnn00000010	$\text{SR} \rightarrow \text{Rn}$	1	_
STC	GBR,Rn	0000nnnn00010010	$GBR\toRn$	1	_
STC	VBR,Rn	0000nnnn00100010	$VBR\toRn$	1	_
STC.L	SR,@-Rn	0100nnnn00000011	$Rn-4 \rightarrow Rn, SR \rightarrow (Rn)$	2	_
STC.L	GBR,@-Rn	0100nnnn00010011	$\text{Rn-}4 \rightarrow \text{Rn}, \text{ GBR} \rightarrow (\text{Rn})$	2	_
STC.L	VBR,@-Rn	0100nnnn00100011	$\text{Rn-}4 \rightarrow \text{Rn}, \ \text{VBR} \rightarrow (\text{Rn})$	2	_
STS	MACH,Rn	0000nnnn00001010	$MACH \to Rn$	1	_
STS	MACL,Rn	0000nnnn00011010	$MACL\toRn$	1	_
STS	PR,Rn	0000nnnn00101010	$\text{PR} \rightarrow \text{Rn}$	1	_

Instruc	tion	Instruction Code	Operation	Execution State	T Bit
STS.L	MACH,@-Rn	0100nnnn00000010	$\text{Rn-}4 \rightarrow \text{Rn}, \text{ MACH} \rightarrow (\text{Rn})$	1	_
STS.L	MACL,@-Rn	0100nnnn00010010	$\text{Rn-}4 \rightarrow \text{Rn}, \text{ MACL} \rightarrow (\text{Rn})$	1	_
STS.L	PR,@-Rn	0100nnnn00100010	$\text{Rn-}4 \rightarrow \text{Rn}, \ \text{PR} \rightarrow (\text{Rn})$	1	_
TRAPA	#imm	11000011iiiiiii	$PC/SR \rightarrow stack area, (imm \times 4 + VBR) \rightarrow PC$	8	

 Table 5.8
 System Control Instructions (cont)

Notes: 4. The number of execution states before the chip enters the sleep state

5. The above table lists the minimum execution cycles. In practice, the number of execution cycles increases when the instruction fetch is in contention with data access or when the destination register of a load instruction (memory  $\rightarrow$  register) is the same as the register used by the next instruction.

## 5.2 Instruction Set in Alphabetical Order

Table 5.9 alphabetically lists instruction codes and number of execution cycles for each instruction.

Instruc	tion	Instruction Code	Operation	Execu- tion State	T Bit
ADD	#imm,Rn	0111nnnniiiiiii i	$Rn + imm \rightarrow Rn$	1	_
ADD	Rm,Rn	0011nnnnmmm110 0	$Rn + Rm \rightarrow Rn$	1	_
ADDC	Rm,Rn	0011nnnnmmm111 0	$\begin{array}{l} Rn + Rm + T \rightarrow Rn, \\ Carry \rightarrow T \end{array}$	1	Carry
ADDV	Rm,Rn	0011nnnnmmm111 1	$\begin{array}{l} Rn + Rm \to Rn, \\ Overflow \ \to T \end{array}$	1	Overflow
AND	#imm,R0	11001001iiiiii i	R0 & imm $\rightarrow$ R0	1	_
AND	Rm,Rn	0010nnnnmmm100 1	$Rn \& Rm \rightarrow Rn$	1	_
AND.B	<pre>#imm,@(R0,GBR)</pre>	11001101iiiiii i	(R0 + GBR) & imm $\rightarrow$ (R0 + GBR)	3	_
BF	label	10001011dddddd d	$\begin{array}{l} \mbox{If } T=0,\mbox{ disp }\times 2 \mbox{ + }\\ PC \rightarrow PC; \mbox{ if } T=1,\\ nop \end{array}$	3/1* <sup>3</sup>	_
BF/S	label* <sup>2</sup>	10001111dddddd d	If T = 0, disp $\times$ 2+ PC $\rightarrow$ PC; if T = 1, nop	2/1* <sup>3</sup>	_

Table 5.9	Instruction Set (cont)	

Instruc	tion	Instruction Code	Operation	Execu- tion State	T Bit
BRA	label	1010ddddddddddd	Delayed branch, disp $\times 2 + PC \rightarrow PC$	2	_
BRAF	Rm* <sup>2</sup>	0000mmmm00100011	Delayed branch, Rm + PC $\rightarrow$ PC	2	_
BSR	label	1011dddddddddddd	Delayed branch, PC $\rightarrow$ PR, disp × 2 + PC $\rightarrow$ PC	2	_
BSRF	Rm* <sup>2</sup>	0000mmmm00000011	Delayed branch, PC $\rightarrow$ PR, Rm + PC $\rightarrow$ PC	2	_
BT	label	10001001ddddddd	If T = 1, disp $\times$ 2+ PC $\rightarrow$ PC; if T = 0, nop	3/1* <sup>3</sup>	_
BT/S	label* <sup>2</sup>	10001101ddddddd	If T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; if T = 0, nop	2/1* <sup>3</sup>	_
CLRMAC	2	000000000101000	$0 \rightarrow MACH, MACL$	1	
CLRT		0000000000001000	$0 \rightarrow T$	1	0
CMP/EÇ	2 #imm,RO	10001000iiiiiiii	If R0 = imm, $1 \rightarrow T$	1	Comparison result
CMP/EÇ	) Rm,Rn	0011nnnnmmm00000	If Rn = Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/GI	E Rm,Rn	0011nnnnmmm0011	If $Rn \ge Rm$ with signed data, $1 \rightarrow T$	1	Comparison result
CMP/G1	「Rm,Rn	0011nnnnmmm0111	If Rn > Rm with signed data, $1 \rightarrow T$	1	Comparison result
CMP/H1	[ Rm,Rn	0011nnnnmmm0110	If Rn > Rm with unsigned data, $1 \rightarrow T$	1	Comparison result
CMP/HS	5 Rm,Rn	0011nnnmmmm0010	If $Rn \ge Rm$ with unsigned data, 1 $\rightarrow T$	1	Comparison result
CMP/PI	Rn	0100nnnn00010101	If Rn>0, 1 $\rightarrow$ T	1	Comparison result
CMP/P2	Z Rn	0100nnnn00010001	If Rn $\ge$ 0, 1 $\rightarrow$ T	1	Comparison result

Notes: 2. SH-2 CPU instructions

3. One state when it does not branch

Instruc	41a m	Instruction Code	Oneration	Execu- tion State	T Bit
CMP/ST		0010nnnnmmm1100	OperationIf Rn and Rm have an equivalent byte, $1 \rightarrow T$	1	Comparison result
DIVOS	Rm,Rn	0010nnnnmmm0111	$ \begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q}, \\ \text{MSB of } \text{Rm} \rightarrow \text{M}, \\ \text{M} ^{\text{A}} \text{Q} \rightarrow \text{T} \end{array} $	1	Calculation result
DIV0U		000000000011001	$0 \rightarrow M/Q/T$	1	0
DIV1	Rm,Rn	0011nnnnmmm0100	Single-step division (Rn/Rm)	1	Calculation result
DMULS.	L Rm,Rn* <sup>2</sup>	0011nnnnmmm1101	Signed operation of Rn x Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	_
DMULU.	L Rm,Rn* <sup>2</sup>	0011nnnnmmm0101	Unsigned operation of Rn x Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	_
DT	Rn* <sup>2</sup>	0100nnnn00010000	Rn - 1 $\rightarrow$ Rn, when Rn is 0, 1 $\rightarrow$ T. When Rn is nonzero, 0 $\rightarrow$ T	1	Comparison result
EXTS.B	Rm,Rn	0110nnnnmmm1110	A byte in Rm is sign-extended $\rightarrow$ Rn	1	_
EXTS.W	Rm,Rn	0110nnnnmmm1111	A word in Rm is sign-extended $\rightarrow$ Rn	1	—
EXTU.B	Rm,Rn	0110nnnnmmm1100	A byte in Rm is zero-extended $\rightarrow$ Rn	1	_
EXTU.W	'Rm,Rn	0110nnnnmmm1101	A word in Rm is zero-extended $\rightarrow$ Rn	1	_
JMP	@Rm	0100mmmm00101011	Delayed branch, $\text{Rm} \rightarrow \text{PC}$	2	_

Notes: 1. The normal minimum number of execution states

2. SH-2 CPU instructions

Instruc	tion	Instruction Code	Operation	Execu- tion State	T Bit
JSR	@Rm	0100mmmm00001011	Delayed branch, PC $\rightarrow$ PR, Rm $\rightarrow$ PC	2	— —
LDC	Rm,GBR	0100mmmm00011110	$\text{Rm} \rightarrow \text{GBR}$	1	_
LDC	Rm,SR	0100mmmm00001110	$\text{Rm} \rightarrow \text{SR}$	1	LSB
LDC	Rm,VBR	0100mmmm00101110	$\text{Rm} \rightarrow \text{VBR}$	1	_
LDC.L	@Rm+,GBR	0100mmmm00010111	$(Rm) \rightarrow GBR, Rm$ + 4 $\rightarrow Rm$	3	_
LDC.L	@Rm+,SR	0100mmmm00000111	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	3	LSB
LDC.L	@Rm+,VBR	0100mmmm00100111	$(Rm) \rightarrow VBR, Rm$ + 4 $\rightarrow Rm$	3	_
LDS	Rm,MACH	0100mmmm00001010	$\text{Rm} \rightarrow \text{MACH}$	1	_
LDS	Rm,MACL	0100mmmm00011010	$\text{Rm} \rightarrow \text{MACL}$	1	_
LDS	Rm, PR	0100mmmm00101010	$Rm \rightarrow PR$	1	_
LDS.L	@Rm+,MACH	0100mmmm00000110	$\begin{array}{l} (Rm) \rightarrow MACH, \\ Rm + 4 \rightarrow Rm \end{array}$	1	_
LDS.L	@Rm+,MACL	0100mmmm00010110	$\begin{array}{l} (\text{Rm}) \rightarrow \text{MACL}, \ \text{Rm} \\ \text{+} \ 4 \rightarrow \text{Rm} \end{array}$	1	_
LDS.L	@Rm+,PR	0100mmmm00100110	$\begin{array}{l} (Rm) \to PR,  Rm + 4 \\ \to Rm \end{array}$	1	_
MAC.L	@Rm+,@Rn+* <sup>2</sup>	0000nnnnmmm1111	Signed operation of (Rn) × (Rm) + MAC $\rightarrow$ MAC	3/(2 to 4)* <sup>1</sup>	_
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of (Rn) × (Rm) + MAC $\rightarrow$ MAC	3/(2)* <sup>1</sup>	_
MOV	#imm,Rn	1110nnnniiiiiiii	$\begin{array}{l} \text{imm} \rightarrow \text{Sign} \\ \text{extension} \ \rightarrow \text{Rn} \end{array}$	1	_
MOV	Rm,Rn	0110nnnnmmmm0011	$Rm \rightarrow Rn$	1	_

Notes: 1. The normal minimum number of execution states (the number in parentheses is the number of states when there is contention with preceding/following instructions)

2. SH-2 instructions

			<b>0</b>	Execu- tion	<b>T</b> D'/
Instruc	tion	Instruction Code	Operation	State	T Bit
MOV.B	@(disp,GBR),R0	11000100ddddddd	$\begin{array}{l} (\text{disp + GBR}) \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{R0} \end{array}$	1	_
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	$\begin{array}{l} (\text{disp + Rm}) \rightarrow \text{Sign} \\ \text{extension} \ \rightarrow \text{R0} \end{array}$	1	—
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	_
MOV.B	@Rm+,Rn	0110nnnnmmm0100	$\begin{array}{l} (\text{Rm}) \rightarrow \text{Sign extension} \\ \rightarrow \text{Rn, Rm + 1} \rightarrow \text{Rm} \end{array}$	1	_
MOV.B	@Rm,Rn	0110nnnnmmm00000	$\begin{array}{l} (Rm) \to Sign \ extension \\ \to Rn \end{array}$	1	
MOV.B	R0,@(disp,GBR)	11000000ddddddd	$R0 \rightarrow (disp + GBR)$	1	_
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	_
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$Rm \rightarrow (R0 + Rn)$	1	
MOV.B	Rm,@-Rn	0010nnnnmmm0100	$Rn-1 \rightarrow Rn, Rm \rightarrow$ (Rn)	1	_
MOV.B	Rm,@Rn	0010nnnnmmm0000	$Rm \rightarrow (Rn)$	1	
MOV.L	@(disp,GBR),R0	11000110ddddddd	$(disp \times 4 + GBR) \rightarrow R0$	1	
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	$(disp \times 4 + PC) \to Rn$	1	—
MOV.L	@(disp,Rm),Rn	0101nnnnmmmmdddd	$(disp \times 4 + Rm) \to Rn$	1	—
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_
MOV.L	@Rm+,Rn	0110nnnnmmm0110	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	1	
MOV.L	@Rm,Rn	0110nnnnmmmm0010	$(Rm) \rightarrow Rn$	1	—
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow (\text{disp} \times 4 + \text{Rn})$	1	—
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$Rm \rightarrow (R0 + Rn)$	1	_
MOV.L	Rm,@-Rn	0010nnnnmmm0110	$Rn-4 \rightarrow Rn, Rm \rightarrow$ (Rn)	1	_
MOV.L	Rm,@Rn	0010nnnnmmm0010	Rm  ightarrow (Rn)	1	—
MOV.W	@(disp,GBR),R0	11000101ddddddd	$\begin{array}{l} (\text{disp}\times 2 + \text{GBR}) \rightarrow \\ \text{Sign extension} \rightarrow \\ \text{R0} \end{array}$	1	_

Instruc	tion	Instruction Code	Operation	Execu- tion State	T Bit
MOV.W @(d	disp,PC),Rn	1001nnnnddddddd	$\begin{array}{l} (\text{disp}\times 2 + \text{PC}) \rightarrow \\ \text{Sign extension} \rightarrow \text{Rn} \end{array}$	1	_
MOV.W @(d	disp,Rm),R0	10000101mmmmdddd	$\begin{array}{l} (\text{disp} \times 2 + \text{Rm}) \rightarrow \\ \text{Sign extension} \rightarrow \text{R0} \end{array}$	1	
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	
MOV.W	@Rm+,Rn	0110nnnnmmm0101	$(\text{Rm}) \rightarrow \text{Sign}$ extension $\rightarrow \text{Rn}, \text{Rm} + 2 \rightarrow \text{Rm}$	1	_
MOV.W	@Rm,Rn	0110nnnnmmm0001	(Rm) $\rightarrow$ Sign extension $\rightarrow$ Rn	1	
MOV.W R0	,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2+ GBR)$	1	—
MOV.W R0	,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	—
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$\text{Rm} \rightarrow (\text{R0 + Rn})$	1	—
MOV.W	Rm,@-Rn	0010nnnnmmm0101	$\begin{array}{l} Rn-2\toRn,\ Rm\to\\ (Rn) \end{array}$	1	
MOV.W	Rm,@Rn	0010nnnnmmm0001	$Rm \rightarrow (Rn)$	1	
MOVA @	(disp,PC),R0	11000111ddddddd	$\text{disp} \times \text{4 + PC} \rightarrow \text{R0}$	1	_
MOVT	Rn	0000nnnn00101001	$T\toRn$	1	_
MUL.L	Rm,Rn* <sup>2</sup>	0000nnnnmmm0111	$\text{Rn} \times \text{Rm} \rightarrow \text{MACL}$	2 to 4* <sup>1</sup>	
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed operation of $Rn \times Rm \rightarrow MAC$	1 to 3* <sup>1</sup>	
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned operation of $Rn \times Rm \rightarrow MAC$	1 to 3* <sup>1</sup>	—
NEG	Rm,Rn	0110nnnnmmm1011	$0-Rm \rightarrow Rn$	1	
NEGC	Rm,Rn	0110nnnnmmm1010	0–Rm–T $\rightarrow$ Rn, Borrow $\rightarrow$ T	1	Borrow
NOP		0000000000001001	No operation	1	_
NOT	Rm,Rn	0110nnnnmmm0111	∼Rm → Rn	1	_
OR.	#imm,R0	11001011iiiiiii	R0   imm $\rightarrow$ R0	1	_
OR	Rm,Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	_

Notes: 1. The normal minimum number of execution states

2. SH-2 CPU instructions

Instruct	41	Instancian Code	Oneration	Execu- tion	T D:4
Instruc		Instruction Code	Operation	State	T Bit
OR.B	#imm,@(R0,GBR)	11001111iiiiiii	$(R0 + GBR)   imm \rightarrow$ (R0 + GBR)	3	_
ROTCL	Rn	0100nnnn00100100	$T \gets Rn \gets T$	1	MSB
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$LSB \rightarrow Rn \rightarrow T$	1	LSB
RTE		0000000000101011	Delayed branch, stack area $\rightarrow$ PC/SR	4	LSB
RTS		0000000000001011	Delayed branch, PR $\rightarrow$ PC	2	—
SETT		000000000011000	$1 \rightarrow T$	1	1
SHAL	Rn	0100nnnn00100000	$T \gets Rn \gets 0$	1	MSB
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHLL2	Rn	0100nnnn00001000	$Rn << 2 \rightarrow Rn$	1	
SHLL8	Rn	0100nnnn00011000	$Rn << 8 \rightarrow Rn$	1	_
SHLL16	Rn	0100nnnn00101000	$Rn << 16 \rightarrow Rn$	1	_
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1	LSB
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	
SHLR16	Rn	0100nnnn00101001	$Rn$ >>16 $\rightarrow$ $Rn$	1	_
SLEEP		000000000011011	Sleep	3	_
STC	GBR, Rn	0000nnnn00010010	$GBR\toRn$	1	_
STC	SR , Rn	0000nnnn00000010	$SR\toRn$	1	
STC	VBR,Rn	0000nnnn00100010	$VBR\toRn$	1	
STC.L	GBR,@-Rn	0100nnnn00010011	$Rn-4 \rightarrow Rn, GBR \rightarrow (Rn)$	2	_
STC.L	SR,@-Rn	0100nnnn00000011	$\begin{array}{l} Rn\!\!-\!\!4 \to Rn, \; SR \to \\ (Rn) \end{array}$	2	_
STC.L	VBR,@-Rn	0100nnnn00100011	$\begin{array}{l} Rn\!\!-\!$	2	
STS	MACH, Rn	0000nnnn00001010	$MACH \to Rn$	1	

Instruc	tion	Instruction Code	Operation	Execu -tion State	T Bit
STS	MACL, Rn	0000nnnn00011010	$MACL \to Rn$	1	_
STS	PR, Rn	0000nnnn00101010	$PR \rightarrow Rn$	1	_
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn-4 \rightarrow Rn$ , MACH $\rightarrow$ (Rn)	1	_
STS.L	MACL,@-Rn	0100nnnn00010010	$Rn-4 \rightarrow Rn$ , MACL $\rightarrow$ (Rn)	1	_
STS.L	PR,@-Rn	0100nnnn00100010	$\begin{array}{l} Rn\!$	1	_
SUB	Rm,Rn	0011nnnnmmm1000	$\text{RnRm} \rightarrow \text{Rn}$	1	_
SUBC	Rm,Rn	0011nnnnmmm1010	$\begin{array}{l} \text{Rn-Rm-T} \rightarrow \text{Rn,} \\ \text{Borrow} \rightarrow \text{T} \end{array}$	1	Borrow
SUBV	Rm,Rn	0011nnnnmmm1011	$\begin{array}{l} \text{Rn-Rm} \rightarrow \text{Rn,} \\ \text{Underflow} \rightarrow \text{T} \end{array}$	1	Under- flow
SWAP.B	Rm,Rn	0110nnnnmmm1000	$Rm \rightarrow Swap$ upper and lower 2 bytes $\rightarrow Rn$	1	_
SWAP.W	Rm,Rn	0110nnnnmmm1001	$Rm \rightarrow Swap upper$ and lower word $\rightarrow$ Rn	1	_
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, 1 $\rightarrow$ T; 1 $\rightarrow$ MSB of (Rn)	4	Test result
TRAPA	#imm	11000011iiiiiiii	$PC/SR \rightarrow stack$ area, (imm × 4 + VBR) $\rightarrow PC$	8	
TST	#imm,R0	11001000iiiiiiii	R0 & imm; if the result is 0, 1 $\rightarrow$ T	1	Test result
TST	Rm,Rn	0010nnnmmmm1000	Rn & Rm; if the result is 0, 1 $\rightarrow$ T	1	Test result
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm; if the result is 0, 1 $\rightarrow$ T	3	Test result
XOR	#imm,R0	11001010iiiiiiii	$R0 \wedge imm \rightarrow R0$	1	
XOR	Rm,Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	
XOR.B	#imm,@(R0,GBR)	11001110iiiiiiii	$(R0 + GBR) \wedge imm$ $\rightarrow (R0 + GBR)$	3	
XTRCT	Rm,Rn	0010nnnnmmm1101	Center 32 bits of Rm and Rn $\rightarrow$ Rn	1	

## Section 6 Instruction Descriptions

This section describes instructions in alphabetical order using the format shown below in section 6.1. The actual descriptions begin at section 6.2.

### 6.1 Sample Description (Name): Classification

**Class:** Indicates if the instruction is a delayed branch instruction or interrupt disabled instruction

Format	Abstract	Code	State	T Bit
Assembler input format; imm and disp are numbers, expressions, or symbols	A brief description of operation	Displayed in order MSB to LSB	Number of states when there is no wait state	The value of T bit after the instruction is executed

Description: Description of operation

Notes: Notes on using the instruction

**Operation:** Operation written in C language. This part is just a reference to help understanding of an operation. The following resources should be used.

• Reads data of each length from address Addr. An address error will occur if word data is read from an address other than 2n or if longword data is read from an address other than 4n:

```
unsigned char Read_Byte(unsigned long Addr);
unsigned short Read_Word(unsigned long Addr);
unsigned long Read_Long(unsigned long Addr);
```

• Writes data of each length to address Addr. An address error will occur if word data is written to an address other than 2n or if longword data is written to an address other than 4n:

```
unsigned char Write_Byte(unsigned long Addr, unsigned long Data);
unsigned short Write_Word(unsigned long Addr, unsigned long Data);
unsigned long Write_Long(unsigned long Addr, unsigned long Data);
```

• Starts execution from the slot instruction located at an address (Addr – 4). For Delay\_Slot (4);, execution starts from an instruction at address 0 rather than address 4. The following instructions are detected before execution as illegal slot instruction (they become illegal slot instructions when used as delay slot instructions):

BF, BT, BRA, BSR, JMP, JSR, RTS, RTE, TRAPA, BF/S, BT/S, BRAF, BSRF

```
Delay_Slot(unsigned long Addr);
• List registers:
 unsigned long R[16];
 unsigned long SR,GBR,VBR;
 unsigned long MACH, MACL, PR;
 unsigned long PC;
 Definition of SR structures:
 struct SR0 {
     unsigned long dummy0:22;
     unsigned long M0:1;
     unsigned long Q0:1;
     unsigned long I0:4;
     unsigned long dummy1:2;
     unsigned long S0:1;
     unsigned long T0:1;
 };
• Definition of bits in SR:
 #define M ((*(struct SR0 *)(&SR)).M0)
 #define Q ((*(struct SR0 *)(&SR)).Q0)
 #define S ((*(struct SR0 *)(&SR)).S0)
 #define T ((*(struct SR0 *)(&SR)).T0)
• Error display function:
```

Error( char \*er );

The PC should point to the location four bytes (the second instruction) after the current instruction. Therefore, PC = 4; means the instruction starts execution from address 0, not address 4.

**Examples:** Examples are written in assembler mnemonics and describe state before and after executing the instruction. Characters in italics such as *.align* are assembler control instructions (listed below). For more information, see the *Cross Assembler User's Manual*.

.org	Location counter set
.data.w	Securing integer word data
.data.l	Securing integer longword data
.sdata	Securing string data
.align 2	2-byte boundary alignment
.align 4	2-byte boundary alignment
.arepeat 16	16-repeat expansion
.arepeat 32	32-repeat expansion
.aendr	End of repeat expansion of specified number

Note: The SH-series cross assembler version 1.0 does not support the conditional assembler functions.

Notes: 1. In the assembler descriptions in this manual for addressing modes that involve the following displacements (disp), the value prior to scaling (x1, x2, x4) according to the operand size is written. This is done to show clearly the operation of the LSI; see the assembler notation rules for the actual assembler descriptions.

@(disp:4, Rn): Register indirect with displacement
@(disp:8, GBR): GBR indirect with displacement
@(disp 8, PC): PC relative with displacement
disp:8, disp:12: PC relative

Among the 16 bits of the instruction code, a code not assigned as an instruction is treated as a general illegal instruction, and will result in illegal instruction exception processing, This includes the case where an instruction code for the SH-2 CPU only is executed on the SH-1 CPU.
 Example 1: H'FFF [General illegal instruction in both SH-1 and SH-2 CPU]

Example 2: H'3105 (=DMUL.L R0, R1)[Illegal instruction in SH-1 CPU]

3. If the instruction following a delayed branch instruction such as BRA, BT/S, etc., is a general illegal instruction or a branch instruction (known as a slot illegal instruction), illegal instruction exception processing will be performed.

Example 1 .... BRA Label . data. W H'FFFF ← Slot illegal instruction .... [H'FFF is fundamentally a general illegal instruction] Example 2 RTE

BT/S Label  $\leftarrow$  Slot illegal instruction

6.2 ADD (A	ADD Binary): Arithmetic	Instruction
------------	-------------------------	-------------

Forma	t	Abstract	Code	State	T Bit
ADD	Rm,Rn	$\text{Rm} + \text{Rn} \rightarrow \text{Rn}$	0011nnnnmmm1100	1	_
ADD	#imm,Rn	$Rn + imm \rightarrow Rn$	0111nnnniiiiiiii	1	—

**Description:** Adds general register Rn data to Rm data, and stores the result in Rn. The contents of Rn can also be added to 8-bit immediate data. Since the 8-bit immediate data is sign-extended to 32 bits, this instruction can add and subtract immediate data.

### **Operation:**

```
ADD(long m,long n) /* ADD Rm,Rn */
{
    R[n]+=R[m];
    PC+=2;
}
ADDI(long i,long n) /* ADD #imm,Rn */
{
    if ((i&0x80)==0) R[n]+=(0x000000FF & (long)i);
    else R[n]+=(0xFFFFF00 | (long)i);
    PC+=2;
}
```

### **Examples:**

ADD	R0,R1	Before execution	R0 = H'7FFFFFF, R1 = H'00000001
		After execution	R1 = H'80000000
ADD	#H'01,R2	Before execution	
		After execution	R2 = H'00000001
ADD	#H'FE,R3	Before execution	R3 = H'0000001
		After execution	R3 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF

6.3	ADDC (ADI	) with Carry):	Arithmetic Instruction
-----	-----------	----------------	------------------------

Forma	t	Abstract	Code	State	T Bit
ADDC	Rm,Rn	$Rn + Rm + T \rightarrow Rn, carry \rightarrow T$	0011nnnnmmm1110	1	Carry

**Description:** Adds general register Rm data and the T bit to Rn data, and stores the result in Rn. The T bit changes according to the result. This instruction can add data that has more than 32 bits.

### **Operation:**

#### **Examples:**

CLRT		R0:R1 (64 bits) + R2	2:R3 (64 bits) = R0:R1 (64 bits)
ADDC	R3,R1	Before execution	T = 0, R1 = H'00000001, R3 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
		After execution	T = 1, R1 = H'0000000
ADDC	R2,R0	Before execution	T = 1, R0 = H'00000000, R2 = H'000000000
		After execution	T = 0, R0 = H'00000001

Forma	t	Abstract	Code	State	T Bit
ADDV	Rm,Rn	Rn + Rm $\rightarrow$ Rn, overflow $\rightarrow$ T	0011nnnnmmm1111	1	Overflo
					w

## 6.4 ADDV (ADD with V Flag Overflow Check): Arithmetic Instruction

**Description:** Adds general register Rn data to Rm data, and stores the result in Rn. If an overflow occurs, the T bit is set to 1.

### **Operation:**

```
ADDV(long m,long n) /*ADDV Rm,Rn */
{
   long dest,src,ans;
   if ((long)R[n] >= 0) dest=0;
   else dest=1;
   if ((long)R[m]>=0) src=0;
   else src=1;
   src+=dest;
   R[n] + = R[m];
   if ((long)R[n]>=0) ans=0;
   else ans=1;
   ans+=dest;
   if (src==0 || src==2) {
      if (ans==1) T=1;
      else T=0;
   }
   else T=0;
   PC+=2;
}
```

### **Examples:**

ADDV	R0,R1	Before execution	R0 = H'00000001, R1 = H'7FFFFFE, T = 0
		After execution	R1 = H'7FFFFFFF, T = 0
ADDV	R0,R1	Before execution	R0 = H'00000002, R1 = H'7FFFFFFE, T = 0
		After execution	R1 = H'80000000, T = 1

Forma	t	Abstract	Code	State	T Bit
AND	Rm,Rn	$Rn \& Rm \rightarrow Rn$	0010nnnnmmm1001	1	_
AND	#imm,R0	R0 & imm $\rightarrow$ R0	11001001iiiiiiii	1	
AND.B #imm,@(R0,GBR)		(R0 + GBR) & imm $\rightarrow$ (R0 + GBR)	11001101iiiiiii	3	_

### 6.5 AND (AND Logical): Logic Operation Instruction

**Description:** Logically ANDs the contents of general registers Rn and Rm, and stores the result in Rn. The contents of general register R0 can be ANDed with zero-extended 8-bit immediate data. 8-bit memory data pointed to by GBR relative addressing can be ANDed with 8-bit immediate data.

Note: After AND #imm, R0 is executed and the upper 24 bits of R0 are always cleared to 0.

### **Operation:**

```
AND(long m,long n) /* AND Rm,Rn */
{
   R[n]\&=R[m]
   PC+=2;
}
ANDI(long i) /* AND #imm,R0 */
{
   R[0]&=(0x00000FF & (long)i);
   PC+=2;
}
ANDM(long i) /* AND.B #imm,@(R0,GBR) */
{
   long temp;
   temp=(long)Read_Byte(GBR+R[0]);
   temp&=(0x00000FF & (long)i);
   Write_Byte(GBR+R[0],temp);
   PC+=2;
}
```

## Examples:

AND R0, R1	Before execution	R0 = H'AAAAAAAA, R1 = H'55555555
	After execution	R1 = H'00000000
AND #H'OF, RO	Before execution	R0 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	After execution	R0 = H'0000000F
AND.B #H'80,@(R0,GBR)	Before execution	@(R0,GBR) = H'A5
	After execution	@(R0,GBR) = H'80

Forma	t	Abstract	Code	State	T Bit
BF	la	When T = 0, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 1, nop	10001011ddddddd	3/1	_
bel					

6.6	BF	(Branch	if False):	Branch	Instruction

**Description:** Reads the T bit, and conditionally branches. If T = 1, BF executes the next instruction. If T = 0, it branches. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after the branch instruction. The 8-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -256 to +254 bytes. If the displacement is too short to reach the branch destination, use BF with the BRA instruction or the like.

Note: When branching, three cycles; when not branching, one cycle.

### **Operation:**

```
BF(long d) /* BF disp */
{
    long disp;
    if ((d&0x80)==0) disp=(0x000000FF & (long)d);
    else disp=(0xFFFFF00 | (long)d);
    if (T==0) PC=PC+(disp<<1)+4;
    else PC+=2;
}</pre>
```

### **Example:**

CLRT		T is always cleared to 0
BT	TRGET_T	Does not branch, because $T = 0$
BF	TRGET_F	Branches to TRGET_F, because $T = 0$
NOP		
NOP		$\leftarrow$ The PC location is used to calculate the branch destination address of the BF instruction
TRGET_F:		$\leftarrow$ Branch destination of the BF instruction

## 6.7 BF/S (Branch if False with Delay Slot): Branch Instruction (SH-2 CPU)

Format	Abstract	Code	State	T Bit
BF/S label	When T = 0, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 1, nop	10001111ddddddd	2/1	_

**Description:** Reads the T bit, and conditionally branches with delay slot. If T = 1, BF executes the next instruction. If T = 0, it branches after executing the next instruction. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after the branch instruction. The 8-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -256 to +254 bytes. If the displacement is too short to reach the branch destination, use BF/S with the BRA instruction or the like.

**Note:** Since this is a delayed branch instruction, the instruction immediately after is executed before the branch. Between the time this instruction and the instruction immediately after are executed, address errors or interrupts are not accepted. When the instruction immediately after is a branch instruction, it is recognized as an illegal slot instruction.

When branching, this is a two-cycle instruction; when not branching, one cycle.

### **Operation:**

```
BFS(long d)  /* BFS disp */
{
    long disp;
    unsigned long temp;

    temp=PC;
    if ((d&0x80)==0) disp=(0x000000FF & (long)d);
    else disp=(0xFFFFF00 | (long)d);
    if (T==0) {
        PC=PC+(disp<<1)+4;
        Delay_Slot(temp+2);
    }
    else PC+=2;
}</pre>
```

### Example:

CLRT		T is always 0
BT/S	TRGET_T	Does not branch, because $T = 0$
NOP		
BF/S	TRGET_F	Branches to TRGET, because $T = 0$
ADD	R0,R1	Executed before branch
NOP		$\leftarrow$ The PC location is used to calculate the branch destination address of the BF/S instruction
TRGET_F:		$\leftarrow$ Branch destination of the BF/S instruction

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.8	BRA	(Branch):	Branch	Instruction
-----	-----	-----------	--------	-------------

Forma	t	Abstract	Code	State	T Bit
BRA	label	disp $\times$ 2 + PC $\rightarrow$ PC	1010ddddddddddd	2	_

**Description:** Branches unconditionally after executing the instruction following this BRA instruction. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after this BRA instruction. The 12-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -4096 to +4094 bytes. If the displacement is too short to reach the branch destination, this instruction must be changed to the JMP instruction. Here, a MOV instruction must be used to transfer the destination address to a register.

**Note:** Since this is a delayed branch instruction, the instruction after BRA is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

#### **Operation:**

```
BRA(long d)  /* BRA disp */
{
    unsigned long temp;
    long disp;
    if ((d&0x800)==0) disp=(0x00000FFF & d);
    else disp=(0xFFFFF000 | d);
    temp=PC;
    PC=PC+(disp<<1)+4;
    Delay_Slot(temp+2);
}</pre>
```

#### **Example:**

BRA	TRGET	Branches to TRGET
ADD	R0,R1	Executes ADD before branching
NOP		$\leftarrow$ The PC location is used to calculate the branch destination address of the BRA instruction
TRGET:		$\leftarrow$ Branch destination of the BRA instruction

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of

delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.9 BRAF (Branch Far): Branch Instruction (SH-2 CPU)

Forma	t	Abstract	Code	State	T Bit
BRAF	Rm	$Rm + PC \to PC$	0000mmmm00100011	2	_

**Description:** Branches unconditionally. The branch destination is PC + the 32-bit contents of the general register Rm. PC is the start address of the second instruction after this instruction.

**Note:** Since this is a delayed branch instruction, the instruction after BRAF is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

#### **Operation:**

```
BRAF(long m) /* BRAF Rm */
{
    unsigned long temp;
    temp=PC;
    PC+=R[m];
    Delay_Slot(temp+2);
}
```

### Example:

MOV.L	#(TRGET-BSRF_PC),R0	Sets displacement
BRAF	@R0	Branches to TRGET
ADD	R0,R1	Executes ADD before branching
BRAF_PC:		← The PC location is used to calculate the branch destination address of the BRAF instruction
NOP		
TRGET:	$\leftarrow$ Branch destination	of the BRAF instruction

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.10 BSR (Branch to Subroutine): Branch Instruction

Format		Abstract	Code	State	T Bit
BSR	label	$\text{PC} \rightarrow \text{PR}, \text{disp} \times \text{2 + PC} \rightarrow \text{PC}$	1011ddddddddddd	2	_

**Description:** Branches to the subroutine procedure at a specified address after executing the instruction following this BSR instruction. The PC value is stored in the PR, and the program branches to an address specified by PC + displacement. The PC points to the starting address of the second instruction after this BSR instruction. The 12-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -4096 to +4094 bytes. If the displacement is too short to reach the branch destination, the JSR instruction must be used instead. With JSR, the destination address must be transferred to a register by using the MOV instruction. This BSR instruction and the RTS instruction are used for a subroutine procedure call.

**Note:** Since this is a delayed branch instruction, the instruction after BSR is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

#### **Operation:**

```
BSR(long d) /* BSR disp */
{
    long disp;
    if ((d&0x800)==0) disp=(0x00000FFF & d);
    else disp=(0xFFFFF000 | d);
    PR=PC;
    PC=PC+(disp<<1)+4;
    Delay_Slot(PR+2);
}</pre>
```

### **Example:**

	BSR	TRGET	Branches to TRGET
	MOV	R3,R4	Executes the MOV instruction before branching
	ADD	R0,R1	$\leftarrow$ The PC location is used to calculate the branch destination address of the BSR instruction (return address for when the subroutine procedure is completed (PR data))
		••	
		••	
TRGET:			$\leftarrow$ Procedure entrance
	MOV	R2,R3	
	RTS		Returns to the above ADD instruction
	MOV #2	1,R0	Executes MOV before branching

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.11 BS	RF (Branch	to Subroutine	Far): Branch	Instruction	(SH-2 CPU)	)
---------	------------	---------------	--------------	-------------	------------	---

Forma	Format Abstract		Code	State	T Bit
BSRF	Rm	$\text{PC} \rightarrow \text{PR, Rm} + \text{PC} \rightarrow \text{PC}$	0000mmmm00000011	2	_

**Description:** Branches to the subroutine procedure at a specified address after executing the instruction following this BSRF instruction. The PC value is stored in the PR. The branch destination is PC + the 32-bit contents of the general register Rm. PC is the start address of the second instruction after this instruction. Used as a subroutine procedure call in combination with RTS.

**Note:** Since this is a delayed branch instruction, the instruction after BSR is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

#### **Operation:**

```
BSRF(long m) /* BSRF Rm */
{
    PR=PC;
    PC+=R[m];
    Delay_Slot(PR+2);
}
```

#### **Example:**

	MOV.L #(TRGET-BSRF_PC),R0	Sets displacement
	BRSF @R0	Branches to TRGET
	MOV R3,R4	Executes the MOV instruction before branching
BSRF_PC	2:	$\leftarrow$ The PC location is used to calculate the branch destination with BSRF
	ADD R0,R1	
TRGET:		$\leftarrow$ Procedure entrance
	MOV R2,R3	
	RTS	Returns to the above ADD instruction
	MOV #1,R0	Executes MOV before branching

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.12 BT (Branch if True): Branch Instruction

Forma	at	Abstract	Code	State	T Bit
BT	label	When T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 0, nop	10001001ddddddd	3/1	_

**Description:** Reads the T bit, and conditionally branches. If T = 1, BT branches. If T = 0, BT executes the next instruction. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after the branch instruction. The 8-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -256 to +254 bytes. If the displacement is too short to reach the branch destination, use BT with the BRA instruction or the like.

Note: When branching, requires three cycles; when not branching, one cycle.

#### **Operation:**

```
BT(long d) /* BT disp */
{
    long disp;
    if ((d&0x80)==0) disp=(0x000000FF & (long)d);
    else disp=(0xFFFFF00 | (long)d);
    if (T==1) PC=PC+(disp<<1)+4;
    else PC+=2;
}</pre>
```

#### **Example:**

SET	ſ	T is always 1
BF	TRGET_F	Does not branch, because $T = 1$
BT	TRGET_T	Branches to TRGET_T, because $T = 1$
NOP		
NOP		$\leftarrow$ The PC location is used to calculate the branch destination address of the BT instruction
TRGET_T:		$\leftarrow$ Branch destination of the BT instruction

6.13	BT/S (Branch if True with Delay Slot): Branch Instruction (SH-2
	CPU)

Format		Abstract	Code	State	T Bit
BT/S	label	When T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 0, nop	10001101ddddddd	2/1	_

**Description:** Reads the T bit, and conditionally branches with delay slot. If T = 1, BT/S branches after the following instruction executes. If T = 0, BT/S executes the next instruction. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after the branch instruction. The 8-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -256 to +254 bytes. If the displacement is too short to reach the branch destination, use BT/S with the BRA instruction or the like.

**Note:** Since this is a delay branch instruction, the instruction immediately after is executed before the branch. Between the time this instruction and the immediately after instruction are executed, address errors or interrupts are not accepted. When the immediately after instruction is a branch instruction, it is recognized as an illegal slot instruction. When branching, requires two cycles; when not branching, one cycle.

#### **Operation:**

```
BTS(long d)  /* BTS disp */
{
    long disp;
    unsigned long temp;

    temp=PC;
    if ((d&0x80)==0) disp=(0x000000FF & (long)d);
    else disp=(0xFFFFF00 | (long)d);
    if (T==1) {
        PC=PC+(disp<<1)+4;
        Delay_Slot(temp+2);
    }
    else PC+=2;
}</pre>
```

## Example:

SETT		T is always 1
BF/S	TRGET_F	Does not branch, because $T = 1$
NOP		
BT/S	TRGET_T	Branches to TRGET, because $T = 1$
ADD	R0,R1	Executes before branching.
NOP		$\leftarrow$ The PC location is used to calculate the branch destination address of the BT/S instruction
TRGET_T:		$\leftarrow$ Branch destination of the BT/S instruction

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

Format	Abstract	Code	State	T Bit
CLRMAC	$0 \rightarrow \text{MACH}, \text{ MACL}$	000000000101000	1	_

# 6.14 CLRMAC (Clear MAC Register): System Control Instruction

# **Operation:**

```
CLRMAC() /* CLRMAC */
{
    MACH=0;
    MACL=0;
    PC+=2;
}
```

# Example:

CLRMAC	1	Initializes the MAC register
MAC.W	@R0+,@R1+	Multiply and accumulate operation
MAC.W	@R0+,@R1+	

Format	Abstract	Code	State	T Bit
CLRT	$0 \rightarrow T$	000000000001000	1	0

# 6.15 CLRT (Clear T Bit): System Control Instruction

# **Description:** Clears the T bit.

## **Operation:**

CLRT() /\* CLRT \*/
{
 T=0;
 PC+=2;
}

## Example:

CLRT Before execution T = 1After execution T = 0

Format	Abstract	Code	State	T Bit
CMP/EQ Rm,Rn	When Rn = Rm, 1 $\rightarrow$ T	0011nnnnmmmm0000	1	Comparison result
CMP/GE Rm,Rn	When signed and Rn $\geq$ Rm, 1 $\rightarrow$ T	0011nnnnmmmm0011	1	Comparison result
CMP/GT Rm,Rn	When signed and Rn > Rm, 1 $\rightarrow$ T	0011nnnnmmmm0111	1	Comparison result
CMP/HI Rm,Rn	When unsigned and Rn > Rm, 1 $\rightarrow$ T	0011nnnnmmmm0110	1	Comparison result
CMP/HS Rm,Rn	When unsigned and Rn $\geq$ Rm, 1 $\rightarrow$ T	0011nnnnmmmm0010	1	Comparison result
CMP/PL Rn	When Rn > 0, 1 $\rightarrow$ T	0100nnnn00010101	1	Comparison result
CMP/PZ Rn	When Rn $\geq$ 0, 1 $\rightarrow$ T	0100nnnn00010001	1	Comparison result
CMP/STR Rm,Rn	When a byte in Rn equals a byte in Rm, $1 \rightarrow T$	0010nnnnmmm1100	1	Comparison result
CMP/EQ #imm,R0	When R0 = imm, 1 $\rightarrow$ T	10001000iiiiiiii	1	Comparison result

6.16 CMP/cond (Compare Conditionally): Arithmetic Instruction

**Description:** Compares general register Rn data with Rm data, and sets the T bit to 1 if a specified condition (cond) is satisfied. The T bit is cleared to 0 if the condition is not satisfied. The Rn data does not change. The following eight conditions can be specified. Conditions PZ and PL are the results of comparisons between Rn and 0. Sign-extended 8-bit immediate data can also be compared with R0 by using condition EQ. Here, R0 data does not change. Table 6.1 shows the mnemonics for the conditions.

Table 6	6.1 CM	P Mnem	onics
---------	--------	--------	-------

Mnemonics	Condition
CMP/EQ Rm,Rn	If Rn = Rm, T = 1
CMP/GE Rm,Rn	If $Rn \ge Rm$ with signed data, T = 1
CMP/GT Rm,Rn	If $Rn > Rm$ with signed data, $T = 1$
CMP/HI Rm,Rn	If $Rn > Rm$ with unsigned data, $T = 1$
CMP/HS Rm,Rn	If $Rn \ge Rm$ with unsigned data, $T = 1$
CMP/PL Rn	If Rn > 0, T = 1
CMP/PZ Rn	If Rn ≥ 0, T = 1
CMP/STR Rm,Rn	If a byte in Rn equals a byte in Rm, T = 1
CMP/EQ #imm,R0	If R0 = imm, T = 1

## **Operation:**

```
CMPEQ(long m,long n) /* CMP_EQ Rm,Rn */
{
   if (R[n]==R[m]) T=1;
   else T=0;
   PC+=2;
}
CMPGE(long m,long n) /* CMP_GE Rm,Rn */
{
   if ((long)R[n] \ge (long)R[m]) T=1;
   else T=0;
   PC+=2;
}
CMPGT(long m,long n) /* CMP_GT Rm,Rn */
{
   if ((long)R[n]>(long)R[m]) T=1;
   else T=0;
   PC+=2;
}
```

```
CMPHI(long m,long n) /* CMP_HI Rm,Rn */
{
   if ((unsigned long)R[n]>(unsigned long)R[m]) T=1;
   else T=0;
   PC+=2;
}
CMPHS(long m,long n) /* CMP_HS Rm,Rn */
{
   if ((unsigned long)R[n]>=(unsigned long)R[m]) T=1;
   else T=0;
   PC+=2;
}
CMPPL(long n) /* CMP_PL Rn */
{
   if ((long)R[n]>0) T=1;
   else T=0;
   PC+=2;
}
CMPPZ(long n) /* CMP_PZ Rn */
{
  if ((long)R[n]>=0) T=1;
   else T=0;
   PC+=2;
}
```

```
CMPSTR(long m,long n) /* CMP_STR Rm,Rn */
{
   unsigned long temp;
   long HH, HL, LH, LL;
   temp=R[n]^R[m];
   HH=(temp>>12)\&0x00000FF;
   HH=(temp>>8)&0x00000FF;
   HH=(temp>>4)&0x00000FF;
   LL=temp&0x000000FF;
   HH=HH&&HL&&LH&≪
   if (HH==0) T=1;
   else T=0;
   PC+=2;
}
CMPIM(long i)
              /* CMP_EQ #imm,R0 */
{
   long imm;
   if ((i&0x80)==0) imm=(0x000000FF & (long i));
   else imm=(0xFFFFF00 | (long i));
   if (R[0]==imm) T=1;
   else T=0;
   PC+=2;
}
```

## Example:

CMP/GE	R0,R1	R0 = H'7FFFFFFF, R1 = H'80000000
BT	TRGET_T	Does not branch because $T = 0$
CMP/HS	R0,R1	R0 = H'7FFFFFF, R1 = H'80000000
BT	TRGET_T	Branches because $T = 1$
CMP/STR	R2,R3	R2 = "ABCD", R3 = "XYCZ"
BT TRGET_T		Branches because $T = 1$

Format		Abstract	Code	State	T Bit
DIV0S	Rm,Rn	$ \begin{array}{l} \text{MSB of Rn} \rightarrow \text{ Q, MSB of Rm} \\ \rightarrow \text{ M, M^Q} \rightarrow \text{ T} \end{array} $	0010nnnnmmm0111	1	Calculation result

6.17 DIV0S (Divide Step 0 as Signed): Arithmetic Instruction

**Description:** DIV0S is an initialization instruction for signed division. It finds the quotient by repeatedly dividing in combination with the DIV1 or another instruction that divides for each bit after this instruction. See the description given with DIV1 for more information.

## **Operation:**

Example: See DIV1.

Format	Abstract	Code	State	T Bit
DIV0U	0  ightarrow M/Q/T	000000000011001	1	0

# 6.18 DIV0U (Divide Step 0 as Unsigned): Arithmetic Instruction

**Description:** DIV0U is an initialization instruction for unsigned division. It finds the quotient by repeatedly dividing in combination with the DIV1 or another instruction that divides for each bit after this instruction. See the description given with DIV1 for more information.

## **Operation:**

DIV0U() /\* DIV0U \*/
{
 M=Q=T=0;
 PC+=2;
}

Example: See DIV1.

## 6.19 DIV1 (Divide Step 1): Arithmetic Instruction

Forma	t	Abstract	Code	State	T Bit
DIV1	Rm,Rn	1-step division (Rn ÷ Rm)	0011nnnnmmm0100	1	Calculation result

**Description:** Uses single-step division to divide one bit of the 32-bit data in general register Rn (dividend) by Rm data (divisor). It finds a quotient through repetition either independently or used in combination with other instructions. During this repetition, do not rewrite the specified register or the M, Q, and T bits.

In one-step division, the dividend is shifted one bit left, the divisor is subtracted and the quotient bit reflected in the Q bit according to the status (positive or negative). To find the remainder in a division, first find the quotient using a DIV1 instruction, then find the remainder as follows:

 $(Dividend) - (divisor) \times (quotient) = (remainder)$ 

with the SH-2 CPU in which a divider is installed as a peripheral function, the remainder can be found as a function of the divider.

Zero division, overflow detection, and remainder operation are not supported. Check for zero division and overflow division before dividing.

Find the remainder by first finding the sum of the divisor and the quotient obtained and then subtracting it from the dividend. That is, first initialize with DIV0S or DIV0U. Repeat DIV1 for each bit of the divisor to obtain the quotient. When the quotient requires 17 or more bits, place ROTCL before DIV1. For the division sequence, see the following examples.

## **Operation:**

{

```
DIV1(long m,long n) /* DIV1 Rm,Rn */
   unsigned long tmp0;
   unsigned char old_q,tmp1;
   old_q=Q;
   Q=(unsigned char)((0x80000000 & R[n])!=0);
   R[n]<<=1;
   R[n] | = (unsigned long)T;
      switch(old_q){
      case 0:switch(M){
          case 0:tmp0=R[n];
             R[n] - = R[m];
             tmpl=(R[n]>tmp0);
             switch(Q){
             case 0:Q=tmp1;
                 break;
             case 1:Q=(unsigned char)(tmp1==0);
                 break;
             }
             break;
          case 1:tmp0=R[n];
             R[n] + = R[m];
             tmp1=(R[n] < tmp0);
             switch(Q){
             case 0:Q=(unsigned char)(tmp1==0);
                 break;
             case 1:Q=tmp1;
                 break;
          }
          break;
       }
      break;
```

```
case 1:switch(M){
   case 0:tmp0=R[n];
       R[n] + = R[m];
       tmpl=(R[n] < tmp0);
       switch(Q){
       case 0:Q=tmp1;
          break;
       case 1:Q=(unsigned char)(tmp1==0);
          break;
       }
      break;
   case 1:tmp0=R[n];
       R[n]-=R[m];
       tmpl=(R[n]>tmp0);
       switch(Q){
       case 0:Q=(unsigned char)(tmp1==0);
          break;
   case 1:Q=tmp1;
          break;
       }
       break;
   }
   break;
}
T=(Q==M);
PC+=2;
```

88 HITACHI

}

# Example 1:

		R1 (32 bits) / R0 (16 bits) = R1 (16 bits):Unsigned
SHLL16	R0	Upper 16 bits = divisor, lower 16 bits = $0$
TST	R0,R0	Zero division check
BT	ZERO_DIV	
CMP/HS	R0,R1	Overflow check
BT	OVER_DIV	
DIV0U		Flag initialization
.arepeat	16	
DIV1	R0,R1	Repeat 16 times
.aendr		
ROTCL	Rl	
EXTU.W R1	,R2	R1 = Quotient

# Example 2:

		R1:R2 (64 bits)/R0 (32 bits) = R2 (32 bits):Unsigned
TST	R0,R0	Zero division check
BT	ZERO_DIV	
CMP/HS	R0,R1	Overflow check
BT	OVER_DIV	
DIV0U		Flag initialization
.arepeat	32	
ROTCL	R2	Repeat 32 times
DIV1	R0,R1	
.aendr		
ROTCL R2		R2 = Quotient

# Example 3:

		R1 (16 bits)/R0 (16 bits) = R1 (16 bits):Signed
SHLL16	R0	Upper 16 bits = divisor, lower 16 bits = $0$
EXTS.W	R1,R1	Sign-extends the dividend to 32 bits
XOR	R2,R2	R2 = 0
MOV	R1,R3	
ROTCL	R3	
SUBC	R2,R1	Decrements if the dividend is negative
DIVOS	R0,R1	Flag initialization
	16	Thag initialization
.arepeat		Depart 16 times
DIV1	R0,R1	Repeat 16 times
.aendr	-1 -1	
EXTS.W	R1,R1	
ROTCL	Rl	R1 = quotient (one's complement)
ADDC	R2,R1	Increments and takes the two's complement if the MSB of the quotient is 1
EXTS.W R1	,R1	R1 = quotient (two's complement)
Example 4:		
Example 4:		R2 (32 bits) / R0 (32 bits) = R2 (32 bits):Signed
Example 4:	R2,R3	R2 (32 bits) / R0 (32 bits) = R2 (32 bits):Signed
-	R2,R3 R3	R2 (32 bits) / R0 (32 bits) = R2 (32 bits):Signed
MOV		R2 (32 bits) / R0 (32 bits) = R2 (32 bits):Signed Sign-extends the dividend to 64 bits (R1:R2)
MOV ROTCL	R3	
MOV ROTCL SUBC	R3 R1,R1	Sign-extends the dividend to 64 bits (R1:R2)
MOV ROTCL SUBC XOR	R3 R1,R1 R3,R3	Sign-extends the dividend to 64 bits (R1:R2) R3 = 0 Decrements and takes the one's complement if the dividend is
MOV ROTCL SUBC XOR SUBC	R3 R1,R1 R3,R3 R3,R2	Sign-extends the dividend to 64 bits (R1:R2) R3 = 0 Decrements and takes the one's complement if the dividend is negative
MOV ROTCL SUBC XOR SUBC DIV0S	R3 R1,R1 R3,R3 R3,R2 R0,R1	Sign-extends the dividend to 64 bits (R1:R2) R3 = 0 Decrements and takes the one's complement if the dividend is negative Flag initialization
MOV ROTCL SUBC XOR SUBC DIV0S .arepeat	R3 R1,R1 R3,R3 R3,R2 R0,R1 32	Sign-extends the dividend to 64 bits (R1:R2) R3 = 0 Decrements and takes the one's complement if the dividend is negative
MOV ROTCL SUBC XOR SUBC DIVOS <i>.arepeat</i> ROTCL	R3 R1,R1 R3,R3 R3,R2 R0,R1 32 R2	Sign-extends the dividend to 64 bits (R1:R2) R3 = 0 Decrements and takes the one's complement if the dividend is negative Flag initialization
MOV ROTCL SUBC XOR SUBC DIV0S <i>.arepeat</i> ROTCL DIV1	R3 R1,R1 R3,R3 R3,R2 R0,R1 32 R2	Sign-extends the dividend to 64 bits (R1:R2) R3 = 0 Decrements and takes the one's complement if the dividend is negative Flag initialization

## 6.20 DMULS.L (Double-Length Multiply as Signed): Arithmetic Instruction (SH-2 CPU)

Format	Abstract	Code	State	T Bit
DMULS.L Rm,Rn	With signed, $Rn \times Rm \rightarrow MACH$ , MACL	0011nnnnmmmm1101	2 to 4	_

**Description:** Performs 32-bit multiplication of the contents of general registers Rn and Rm, and stores the 64-bit results in the MACL and MACH registers. The operation is a signed arithmetic operation.

#### **Operation:**

temp3=RmH\*RnH;

```
DMULS(long m,long n)/* DMULS.L Rm,Rn */
{
   unsigned long RnL,RnH,RmL,RmH,Res0,Res1,Res2;
   unsigned long temp0,temp1,temp2,temp3;
   long tempm,tempn,fnLmL;
   tempn=(long)R[n];
   tempm=(long)R[m];
   if (tempn<0) tempn=0-tempn;</pre>
   if (tempm<0) tempm=0-tempm;
   if ((long)(R[n]^R[m])<0) fnLmL=-1;</pre>
   else fnLmL=0;
   temp1=(unsigned long)tempn;
   temp2=(unsigned long)tempm;
   RnL=temp1&0x0000FFFF;
   RnH=(temp1>>16)&0x0000FFFF;
   RmL=temp2&0x0000FFFF;
   RmH=(temp2>>16)&0x0000FFFF;
   temp0=RmL*RnL;
   temp1=RmH*RnL;
   temp2=RmL*RnH;
```

```
Res2=0
Res1=temp1+temp2;
if (Res1<temp1) Res2+=0x00010000;
temp1=(Res1<<16)&0xFFFF0000;
Res0=temp0+temp1;
if (Res0<temp0) Res2++;
Res2=Res2+((Res1>>16)&0x0000FFFF)+temp3;
if (fnLmL<0) {
   Res2=~Res2;
   if (Res0==0)
      Res2++;
   else
      Res0=(~Res0)+1;
}
MACH=Res2;
MACL=Res0;
PC+=2;
```

## **Example:**

}

DMULS	R0,R1	Before execution R0 = H'FFFFFFE, R1 = H'00005555		
		After execution MACH = H'FFFFFFFF, MACL = H'FFFF5556		
STS	MACH, RO	Operation result (top)		
STS MA	CL,RO	Operation result (bottom)		

# 6.21 DMULU.L (Double-Length Multiply as Unsigned): Arithmetic Instruction (SH-2 CPU)

Format	Abstract	Code	State T Bit
DMULU.L Rm,Rn	Without signed, Rn $\times$ Rm $\rightarrow$ MACH, MACL	0011nnnnmmmm0101	2 to 4 —

**Description:** Performs 32-bit multiplication of the contents of general registers Rn and Rm, and stores the 64-bit results in the MACL and MACH registers. The operation is an unsigned arithmetic operation.

## **Operation:**

temp3=RmH\*RnH;

```
DMULU(long m,long n)/* DMULU.L Rm,Rn */
{
    unsigned long RnL,RnH,RmL,RmH,Res0,Res1,Res2;
    unsigned long temp0,temp1,temp2,temp3;
    RnL=R[n]&0x0000FFFF;
    RnH=(R[n]>>16)&0x0000FFFF;
    RmL=R[m]&0x0000FFFF;
    RmH=(R[m]>>16)&0x0000FFFF;
    temp0=RmL*RnL;
    temp1=RmH*RnL;
    temp1=RmH*RnL;
    temp2=RmL*RnH;
```

```
Res2=0
Res1=temp1+temp2;
if (Res1<temp1) Res2+=0x00010000;
temp1=(Res1<<16)&0xFFFF0000;
Res0=temp0+temp1;
if (Res0<temp0) Res2++;
Res2=Res2+((Res1>>16)&0x0000FFFF)+temp3;
MACH=Res2;
MACL=Res0;
PC+=2;
```

# Example:

}

DMULU	R0,R1	Before execution R0 = H'FFFFFFFE, R1 = H'00005555
		After execution MACH = H'00005554, MACL = H'FFFF5556
STS	MACH, RO	Operation result (top)
STS	MACL,R0	Operation result (bottom)

Forma	at	Abstract	Code	State	T Bit
DT	Rn	Rn - 1 $\rightarrow$ Rn; When Rn is 0, 1 $\rightarrow$ T, when Rn is nonzero, 0 $\rightarrow$ T	0100nnnn00010000	1	Comparison result

6.22	DT	(Decrement and T	<b>Fest): Arithmetic</b>	Instruction	(SH-2 CPU)
	~ ~	(Deerennente and 1			$(\mathbf{D}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}I$

**Description:** The contents of general register Rn is decremented by 1 and the result is compared to 0 (zero). When the result is 0, the T bit is set to 1. When the result is not zero, the T bit is set to 0.

## **Operation:**

```
DT(long n) /* DT Rn */
{
    R[n]--;
    if (R[n]==0) T=1;
    else T=0;
    PC+=2;
}
```

# Example:

MOV	#4,R5	Sets the number of loops.
LOOP:		
ADD	R0,R1	
DT	RS	Decrements the R5 value and checks whether it has become 0.
BF	LOOP	Branches to LOOP if T=0. (In this example, loops 4 times.)

Format	Abstract	Code	State	T Bit
EXIS.B Rm,Rn	Sign-extended Rm from byte $\rightarrow$ Rn	0110nnnnmmmm1110	1	_
EXIS.W Rm,Rn	Sign-extended Rm from word $\rightarrow$ Rn	0110nnnnmmm1111	1	_

6.23 EXTS (Extend as Signed): Arithmetic Instruction

**Description:** Sign-extends general register Rm data, and stores the result in Rn. If byte length is specified, the bit 7 value of Rm is transferred to bits 8 to 31 of Rn. If word length is specified, the bit 15 value of Rm is transferred to bits 16 to 31 of Rn.

### **Operation:**

## **Examples:**

EXTS.B R0,R1	Before execution	R0 = H'00000080
	After execution	R1 = H'FFFFF80
EXTS.W R0,R1	Before execution	R0 = H'00008000
	After execution	R1 = H'FFFF8000

Format	Abstract	Code	State	T Bit
EXTU.B Rm,Rn	Zero-extend Rm from byte $\rightarrow$ Rn	0110nnnnmmm1100	1	_
EXTU.W Rm,Rn	Zero-extend Rm from word $\rightarrow \text{Rn}$	0110nnnnmmm1101	1	—

# 6.24 EXTU (Extend as Unsigned): Arithmetic Instruction

**Description:** Zero-extends general register Rm data, and stores the result in Rn. If byte length is specified, 0 is transferred to bits 8 to 31 of Rn. If word length is specified, 0 is transferred to bits 16 to 31 of Rn.

## **Operation:**

```
EXTUB(long m,long n) /* EXTU.B Rm,Rn */
{
    R[n]=R[m];
    R[n]&=0x000000FF;
    PC+=2;
}
EXTUW(long m,long n) /* EXTU.W Rm,Rn */
{
    R[n]=R[m];
    R[n]&=0x0000FFFF;
    PC+=2;
}
```

## **Examples:**

EXTU.B R0,R1	Before execution	R0 = H'FFFFF80
	After execution	R1 = H'00000080
EXTU.W R0,R1	Before execution	R0 = H'FFFF8000
	After execution	R1 = H'00008000

## 6.25 JMP (Jump): Branch Instruction

Class: Delayed branch instruction

Format Abstract		Abstract	Code	State	T Bit
JMP	@Rm	$\text{Rm} \rightarrow \text{PC}$	0100mmmm00101011	2	_

**Description:** Delayed-branches unconditionally to the address specified with register indirect. The branch destination is an address specified by the 32-bit data in general register Rm.

**Note:** Since this is a delayed branch instruction, the instruction after JMP is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

#### **Operation:**

```
JMP(long m) /* JMP @Rm */
{
    unsigned long temp;
    temp=PC;
    PC=R[m]+4;
    Delay_Slot(temp+2);
}
```

#### **Example:**

	MOV.L	JMP_TABLE, R0	Address of $R0 = TRGET$
	JMP	@R0	Branches to TRGET
	MOV	R0,R1	Executes MOV before branching
	.align	4	
JMP_TABLE:	.data.l	TRGET	Jump table
TRGET:	ADD	#1,R1	$\leftarrow$ Branch destination

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

### 6.26 JSR (Jump to Subroutine): Branch Instruction

Class: Delayed branch instruction

Format Abstract		Abstract	Code	State	T Bit
JSR	@Rm	$\text{PC} \rightarrow \text{PR}, \text{Rm} \rightarrow \text{PC}$	0100mmmm00001011	2	_

**Description:** Delayed-branches to the subroutine procedure at a specified address after executing the instruction following this JSR instruction. The PC value is stored in the PR. The jump destination is an address specified by the 32-bit data in general register Rm. The PC points to the starting address of the second instruction after JSR. The JSR instruction and RTS instruction are used for subroutine procedure calls.

**Note:** Since this is a delayed branch instruction, the instruction after JSR is executed before branching. No interrupts and address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

### **Operation:**

```
JSR(long m) /* JSR @Rm */
{
    PR=PC;
    PC=R[m]+4;
    Delay_Slot(PR+2);
}
```

#### **Example:**

	MOV.L	JSR_TABLE, RO	R0 = Address of TRGET
	JSR	@R0	Branches to TRGET
	XOR	R1,R1	Executes XOR before branching
	ADD	R0,R1	← Return address for when the subroutine procedure is completed (PR data)
	•••••		
	.align	4	
JSR_TABLE:	.data.l	TRGET	Jump table
TRGET:	NOP		$\leftarrow$ Procedure entrance
	MOV	R2,R3	
	RTS		Returns to the above ADD instruction
	MOV	#70,R1	Executes MOV before RTS

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

# 6.27 LDC (Load to Control Register): System Control Instruction

Format		Abstract	Code	State	T Bit
LDC	Rm,SR	$\text{Rm} \rightarrow \text{SR}$	0100mmmm00001110	1	LSB
LDC	Rm,GBR	$\text{Rm} \rightarrow \text{GBR}$	0100mmmm00011110	1	—
LDC	Rm,VBR	$Rm \to VBR$	0100mmmm00101110	1	—
LDC.L	@Rm+,SR	(Rm) $\rightarrow$ SR, Rm + 4 $\rightarrow$ Rm	0100mmmm00000111	3	LSB
LDC.L	@Rm+,GBR	(Rm) $\rightarrow$ GBR, Rm + 4 $\rightarrow$ Rm	0100mmmm00010111	3	_
LDC.L	@Rm+,VBR	(Rm) $\rightarrow$ VBR, Rm + 4 $\rightarrow$ Rm	0100mmmm00100111	3	—

Class: Interrupt disabled instruction

Description: Stores the source operand into control registers SR, GBR, or VBR.

**Note:** No interrupts are accepted between this instruction and the next instruction. Address errors are accepted.

#### **Operation:**

```
LDCSR(long m)
              /* LDC Rm,SR */
{
   SR=R[m]&0x000003F3;
   PC+=2;
}
LDCGBR(long m) /* LDC Rm,GBR */
{
   GBR=R[m];
   PC+=2;
}
LDCVBR(long m) /* LDC Rm,VBR */
{
   VBR=R[m];
   PC+=2;
}
```

```
LDCMSR(long m) /* LDC.L @Rm+,SR */
{
   SR=Read_Long(R[m])&0x000003F3;
   R[m] + = 4;
   PC+=2;
}
LDCMGBR(long m) /* LDC.L @Rm+,GBR */
{
   GBR=Read_Long(R[m]);
   R[m]+=4;
   PC+=2;
}
LDCMVBR(long m) /* LDC.L @Rm+,VBR */
{
   VBR=Read_Long(R[m]);
   R[m]+=4;
   PC+=2;
}
```

## **Examples:**

LDC	R0,SR	Before execution	R0 = H'FFFFFFFF, SR = H'00000000
		After execution	SR = H'000003F3
TDC T	OD15+ CDD	Defense avasution	D15 UI1000000
	WRIST, GBR	Before execution	R15 = H'10000000

# 6.28 LDS (Load to System Register): System Control Instruction

Format		Abstract	Code	State	T Bit
LDS	Rm,MACH	$Rm \to MACH$	0100mmmm00001010	1	_
LDS	Rm,MACL	$Rm \to MACL$	0100mmmm00011010	1	_
LDS	Rm, PR	$Rm \to PR$	0100mmmm00101010	1	_
LDS.L		(Rm) $\rightarrow$ MACH, Rm + 4 $\rightarrow$ Rm	0100mmmm00000110	1	_
	@Rm+,MAC	(Rm) $\rightarrow$ MACL, Rm + 4 $\rightarrow$ Rm	0100mmmm00010110	1	_
H LDS.L		$(Rm) \to PR,  Rm + 4 \to Rm$	0100mmmm00100110	1	_
	@Rm+,MAC				
L					
LDS.L	@Rm+,PR				

Class: Interrupt disabled instruction

Description: Stores the source operand into the system registers MACH, MACL, or PR.

**Note:** No interrupts are accepted between this instruction and the next instruction. Address errors are accepted.

For the SH-1 CPU, the lower 10 bits are stored in MACH. For the SH-2 CPU, 32 bits are stored in MACH.

#### **Operation:**

```
LDSMACH(long m) /* LDS Rm,MACH */
{
    MACH=R[m];
    if ((MACH&0x00000200)==0) MACH&=0x000003FF;
    else MACH|=0xFFFFFC00;
    PC+=2;
}
LDSMACL(long m) /* LDS Rm,MACL */
{
    MACL=R[m];
    PC+=2;
}
```

```
LDSPR(long m) /* LDS Rm,PR */
{
   PR=R[m];
   PC+=2;
}
LDSMMACH(long m) /* LDS.L @Rm+,MACH */
{
   MACH=Read_Long(R[m]);
                                                For SH-1 CPU (these 2 lines
   if ((MACH&0x00000200)==0) MACH&=0x000003FF;
                                                not needed for SH-2 CPU)
   else MACH|=0xFFFFFC00;
   R[m] +=4;
   PC+=2;
}
LDSMMACL(long m) /* LDS.L @Rm+,MACL */
{
   MACL=Read_Long(R[m]);
   R[m] +=4;
   PC+=2;
}
LDSMPR(long m) /* LDS.L @Rm+,PR */
{
   PR=Read_Long(R[m]);
   R[m] +=4;
   PC+=2;
}
```

## **Examples:**

LDS	R0,PR	Before execution	R0 = H'12345678, PR = H'00000000
		After execution	PR = H'12345678
LDS.L	@R15+,MACL	Before execution	R15 = H'10000000
		After execution	R15 = H'10000004, MACL = @H'10000000

# 6.29 MAC.L (Multiply and Accumulate Long): Arithmetic Instruction (SH-2 CPU)

Format		Abstract	Code	State	T Bit
MAC.L	@Rm+,@Rn+	Signed operation, (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC	0000nnnnmmm1111	3/(2 to 4)	_

**Description:** Signed-multiplies 32-bit operands obtained using the contents of general registers Rm and Rn as addresses. The 64-bit result is added to contents of the MAC register, and the final result is stored in the MAC register. Every time an operand is read, they increment Rm and Rn by four.

#### **Operation:**

```
MACL(long m,long n) /* MAC.L @Rm+,@Rn+*/
{
    unsigned long RnL,RnH,RmL,RmH,Res0,Res1,Res2;
    unsigned long temp0,temp1,temp2,temp3;
    long tempm,tempn,fnLmL;
    tempn=(long)Read_Long(R[n]);
    R[n]+=4;
    tempm=(long)Read_Long(R[m]);
    R[m]+=4;
    if ((long)(tempn^tempm)<0) fnLmL=-1;
    else fnLmL=0;
    if (tempn<0) tempn=0-tempn;
    if (tempm<0) tempm=0-tempm;
    temp1=(unsigned long)tempn;
    temp2=(unsigned long)tempm;</pre>
```

```
RnL=temp1&0x0000FFFF;
RnH=(temp1>>16)&0x0000FFFF;
RmL=temp2&0x0000FFFF;
RmH=(temp2>>16)&0x0000FFFF;
```

temp0=RmL\*RnL; temp1=RmH\*RnL; temp2=RmL\*RnH; temp3=RmH\*RnH;

```
Res2=0;
Res1=temp1+temp2;
if (Res1<temp1) Res2+=0x00010000;</pre>
```

temp1=(Res1<<16)&0xFFFF0000; Res0=temp0+temp1; if (Res0<temp0) Res2++;</pre>

Res2=Res2+((Res1>>16)&0x0000FFFF)+temp3;

```
if(fnLm<0){
   Res2=~Res2;
   if (Res0==0) Res2++;
   else Res0=(~Res0)+1;
}
if(S==1){
   Res0=MACL+Res0;
   if (MACL>Res0) Res2++;
   Res2+=(MACH&0x0000FFFF);
   if(((long)Res2<0)&&(Res2<0xFFFF8000)){
      Res2=0x00008000;
      Res0=0x0000000;
   }
   if(((long)Res2>0)&&(Res2>0x00007FFF)){
      Res2=0x00007FFF;
      Res0=0xFFFFFFF;
   };
```

```
MACH=Res2;
MACL=Res0;
}
else {
    Res0=MACL+Res0;
    if (MACL>Res0) Res2++;
    Res2+=MACH
    MACH=Res2;
    MACL=Res0;
}
PC+=2;
```

## Example:

}

	MOVA	TBLM,R0	Table address
	MOV	R0,R1	
	MOVA	TBLN,R0	Table address
	CLRMAC		MAC register initialization
	MAC.L	@R0+,@R1+	
	MAC.L	@R0+,@R1+	
	STS	MACL, RO	Store result into R0
	.align	2	
TBLM	.data.l	H'1234ABCD	
	.data.l	H'5678EF01	
TBLN	.data.l	H'0123ABCD	
	.data.l	H'4567DEF0	

## 6.30 MAC (Multiply and Accumulate): Arithmetic Instruction (SH-1 CPU)

Format	t	Abstract	Code	State	T Bit
MAC.W	@Rm+,@Rn	With signed, (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC	0100nnnnmmm1111	3/(2)	_
+					

**Description:** Multiplies 16-bit operands obtained using the contents of general registers Rm and Rn as addresses. The 32-bit result is added to contents of the MAC register, and the final result is stored in the MAC register. Every time an operand is read, they increment Rm and Rn by two.

When the S bit is cleared to 0, the 42-bit result is stored in the coupled MACH and MACL registers. Bit 9 data is transferred to the upper 22 bits (bits 31 to 10) of the MACH register.

When the S bit is set to 1, addition to the MAC register is a saturation operation. For the saturation operation, only the MACL register is enabled and the result is limited to a range of H'80000000 (minimum) to H'7FFFFFFF (maximum).

If an overflow occurs, the LSB of the MACH register is set to 1. The result is stored in the MACL register, and the result is limited to a value between H'80000000 (minimum) for overflows in the negative direction and H'7FFFFFFF (maximum) for overflows in the positive direction.

**Note:** The normal number of cycles for execution is 3; however, this instruction can be executed in two cycles according to the succeeding instruction.

6.31	MAC.W (Multiply	and Accumulate Word): Arithmetic Instruction

Format	Abstract	Code	State	T Bit
MAC.W @Rm+,@Rn+ MAC @Rm+,@Rn+	Signed operation, (Rn) × (Rm) + MAC $\rightarrow$ MAC	0100nnnnmmm1111	3/(2)	_

**Description:** Signed-multiplies 16-bit operands obtained using the contents of general registers Rm and Rn as addresses. The 32-bit result is added to contents of the MAC register, and the final result is stored in the MAC register. Every time an operand is read, they increment Rm and Rn by two.

When the S bit is cleared to 0, the operation is  $16 \times 16 + 64 \rightarrow 64$ -bit multiply and accumulate and the 64-bit result is stored in the coupled MACH and MACL registers.

When the S bit is set to 1, the operation is  $16 \times 16 + 32 \rightarrow 32$ -bit multiply and accumulate and addition to the MAC register is a saturation operation. For the saturation operation, only the MACL register is enabled and the result is limited to a range of H'80000000 (minimum) to H'7FFFFFFF (maximum).

If an overflow occurs, the LSB of the MACH register is set to 1. The result is stored in the MACL register, and the result is limited to a value between H'80000000 (minimum) for overflows in the negative direction and H'7FFFFFFF (maximum) for overflows in the positive direction.

Note: When the S bit is 0, the SH-2 CPU performs a  $16 \times 16 + 64 \rightarrow 64$  bit multiply and accumulate operation and the SH-1 CPU performs a  $16 \times 16 + 42 \rightarrow 42$  bit multiply and accumulate operation.

#### **Operation:**

```
MACW(long m,long n) /* MAC.W @Rm+,@Rn+*/
{
    long tempm,tempn,dest,src,ans;
    unsigned long templ;
    tempn=(long)Read_Word(R[n]);
    R[n]+=2;
    tempm=(long)Read_Word(R[m]);
    R[m]+=2;
    templ=MACL;
    tempm=((long)(short)tempn*(long)(short)tempm);
```

```
if ((long)MACL>=0) dest=0;
else dest=1;
if ((long)tempm>=0 {
   src=0;
   tempn=0;
}
else {
   src=1;
   tempn=0xFFFFFFF;
}
src+=dest;
MACL+=tempm;
if ((long)MACL>=0) ans=0;
else ans=1;
ans+=dest;
if (S==1) {
   if (ans==1) {
       if (src==0 || src==2)
                                                 For SH-1 CPU (these 2
                                                 lines
                                                 not needed for SH-2 CPU)
           MACH | = 0x0000001;
       if (src==0) MACL=0x7FFFFFF;
       if (src==2) MACL=0x8000000;
   }
}
else {
   MACH+=tempn;
   if (templ>MACL) MACH+=1;
   if ((MACH&0x0000200)==0)
                                                 For SH-1 CPU (these 3
                                                 lines
                                                 not needed for SH-2 CPU)
        MACH&=0x000003FF;
   else MACH = 0xFFFFFC00;
}
PC+=2;
```

}

## Example:

	MOVA	TBLM,R0	Table address
	MOV	R0,R1	
	MOVA	TBLN,R0	Table address
	CLRMAC		MAC register initialization
	MAC.W	@R0+,@R1+	
	MAC.W	@R0+,@R1+	
	STS	MACL,R0	Store result into R0
	.align	2	
TBLM	.data.w	Н'1234	
	.data.w	Н'5678	
TBLN	.data.w	H'0123	
	.data.w	Н'4567	

Format	:	Abstract	Code	State	T Bit
MOV	Rm,Rn	$Rm \to Rn$	0110nnnnmmmm0011	1	_
MOV.B	Rm,@Rn	$\text{Rm} \rightarrow (\text{Rn})$	0010nnnnmmm0000	1	_
MOV.W	Rm,@Rn	$\text{Rm} \rightarrow (\text{Rn})$	0010nnnnmmm0001	1	—
MOV.L	Rm,@Rn	Rm  ightarrow (Rn)	0010nnnnmmmm0010	1	_
MOV.B	@Rm,Rn	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn	0110nnnnmmmm0000	1	_
MOV.W	@Rm,Rn	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn	0110nnnnmmmm0001	1	—
MOV.L	@Rm,Rn	$(\text{Rm}) \rightarrow \text{Rn}$	0110nnnnmmmm0010	1	—
MOV.B	Rm,@-Rn	$Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmm0100	1	—
MOV.W	Rm,@-Rn	$Rn-2 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0101	1	—
MOV.L	Rm,@-Rn	$\text{Rn-4} \rightarrow \text{Rn, Rm} \rightarrow (\text{Rn})$	0010nnnnmmm0110	1	—
MOV.B	@Rm+,Rn	$\begin{array}{l} (Rm) \rightarrow sign \ extension \ \rightarrow Rn, \\ Rm + 1 \ \rightarrow Rm \end{array}$	0110nnnnmmm0100	1	_
MOV.W	@Rm+,Rn	$\begin{array}{l} (\text{Rm}) \rightarrow \text{sign extension} \rightarrow \text{Rn}, \\ \text{Rm}+2 \rightarrow \text{Rm} \end{array}$	0110nnnnmmm0101	1	—
MOV.L	@Rm+,Rn	(Rm) $\rightarrow$ Rn, Rm + 4 $\rightarrow$ Rm	0110nnnnmmmm0110	1	_
MOV.B	Rm,@(R0,Rn)	$\text{Rm} \rightarrow (\text{R0 + Rn})$	0000nnnnmmm0100	1	—
MOV.W	Rm,@(R0,Rn)	$\text{Rm} \rightarrow (\text{R0 + Rn})$	0000nnnnmmm0101	1	—
MOV.L	Rm,@(R0,Rn)	$\text{Rm} \rightarrow (\text{R0 + Rn})$	0000nnnnmmm0110	1	—
MOV.B	@(R0,Rm),Rn	(R0 + Rm) $\rightarrow$ sign extension	0000nnnnmmm1100	1	—
		$\rightarrow Rn$	0000nnnnmmm1101	1	—
MOV.W	@(R0,Rm),Rn	$(R0 + Rm) \rightarrow sign extension \rightarrow Rn$	0000nnnnmmm1110	1	—
MOV.L	@(R0,Rm),Rn	$(R0 + Rm) \rightarrow Rn$			

## 6.32 MOV (Move Data): Data Transfer Instruction

**Description:** Transfers the source operand to the destination. When the operand is stored in memory, the transferred data can be a byte, word, or longword. When the source operand is in memory, loaded data from memory is stored in a register after it is sign-extended to a longword.

## **Operation:**

```
MOVBS(long m,long n) /* MOV.B Rm,@Rn */
{
   Write_Byte(R[n],R[m]);
   PC+=2;
}
MOVWS(long m,long n) /* MOV.W Rm,@Rn */
{
   Write_Word(R[n],R[m]);
   PC+=2;
}
MOVLS(long m,long n) /* MOV.L Rm,@Rn */
{
   Write_Long(R[n],R[m]);
   PC+=2;
}
MOVBL(long m,long n) /* MOV.B @Rm,Rn */
{
   R[n]=(long)Read_Byte(R[m]);
   if ((R[n]&0x80)==0) R[n]&0x000000FF;
   else R[n] = 0xFFFFFF00;
   PC+=2;
}
MOVWL(long m,long n) /* MOV.W @Rm,Rn */
{
   R[n]=(long)Read_Word(R[m]);
   if ((R[n]&0x8000)==0) R[n]&0x0000FFFF;
   else R[n] |=0xFFFF0000;
   PC+=2;
}
MOVLL(long m,long n) /* MOV.L @Rm,Rn */
{
   R[n]=Read_Long(R[m]);
   PC+=2;
}
```

```
MOVBM(long m,long n) /* MOV.B Rm,@-Rn */
{
   Write_Byte(R[n]-1,R[m]);
   R[n]-=1;
   PC+=2;
}
MOVWM(long m,long n) /* MOV.W Rm,@-Rn */
{
   Write_Word(R[n]-2,R[m]);
   R[n]-=2;
   PC+=2;
}
MOVLM(long m,long n) /* MOV.L Rm,@-Rn */
{
   Write_Long(R[n]-4,R[m]);
   R[n]-=4;
   PC+=2;
}
MOVBP(long m,long n)/* MOV.B @Rm+,Rn */
{
   R[n]=(long)Read_Byte(R[m]);
   if ((R[n]&0x80)==0) R[n]&0x000000FF;
   else R[n] = 0xFFFFFF00;
   if (n!=m) R[m]+=1;
   PC+=2;
}
MOVWP(long m,long n) /* MOV.W @Rm+,Rn */
{
   R[n]=(long)Read_Word(R[m]);
   if ((R[n]&0x8000)==0) R[n]&0x0000FFFF;
   else R[n] = 0xFFFF0000;
   if (n!=m) R[m]+=2;
   PC+=2;
}
```

```
MOVLP(long m,long n) /* MOV.L @Rm+,Rn */
{
   R[n]=Read_Long(R[m]);
   if (n!=m) R[m]+=4;
   PC+=2;
}
MOVBS0(long m,long n) /* MOV.B Rm,@(R0,Rn) */
{
   Write_Byte(R[n]+R[0],R[m]);
   PC+=2;
}
MOVWS0(long m,long n) /* MOV.W Rm,@(R0,Rn) */
{
   Write_Word(R[n]+R[0],R[m]);
   PC+=2;
}
MOVLS0(long m,long n) /* MOV.L Rm,@(R0,Rn) */
{
   Write_Long(R[n]+R[0],R[m]);
   PC+=2;
}
MOVBL0(long m,long n) /* MOV.B @(R0,Rm),Rn */
{
   R[n]=(long)Read_Byte(R[m]+R[0]);
   if ((R[n]&0x80)==0) R[n]&0x000000FF;
   else R[n] = 0xFFFFFF00;
   PC+=2;
}
MOVWL0(long m,long n) /* MOV.W @(R0,Rm),Rn */
{
   R[n]=(long)Read_Word(R[m]+R[0]);
   if ((R[n]&0x8000)==0) R[n]&0x0000FFFF;
   else R[n] |=0xFFFF0000;
   PC+=2i
}
```

## Example:

MOV	R0,R1		R0 = H'FFFFFFFF, R1 = H'00000000 R1 = H'FFFFFFFF
MOV.W	R0,@R1	Before execution After execution	R0 = H'FFFF7F80 @R1 = H'7F80
MOV.B	@R0,R1		@R0 = H'80, R1 = H'00000000 R1 = H'FFFFF80
MOV.W	R0,@-R1		R0 = H'AAAAAAAA, R1 = H'FFFF7F80 R1 = H'FFFF7F7E, @R1 = H'AAAA
MOV.L	@R0+,R1		R0 = H'12345670 R0 = H'12345674, R1 = @H'12345670
MOV.B	R1,@(R0,R2)		R2 = H'00000004, R0 = H'10000000 R1 = @H'10000004
MOV.W	@(R0,R2),R1		R2 = H'00000004, R0 = H'10000000 R1 = @H'10000004

Format	:	Abstract	Code	State	T Bit
MOV	#imm,Rn	imm $\rightarrow$ sign extension $\rightarrow$	1110nnnniiiiiiii	1	_
		Rn	1001nnnnddddddd	1	_
MOV.W	@(disp,PC),Rn	$(disp \times 2 + PC) \rightarrow sign$ extension $\rightarrow Rn$	1101nnnnddddddd	1	_
MOV.L	@(disp,PC),Rn	$(\text{disp}\times 4 + \text{PC}) \rightarrow \text{Rn}$			

6.33 MOV (Move Immediate Data): Data Transfer Instruction

**Description:** Stores immediate data, which has been sign-extended to a longword, into general register Rn.

If the data is a word or longword, table data stored in the address specified by PC + displacement is accessed. If the data is a word, the 8-bit displacement is zero-extended and doubled. Consequently, the relative interval from the table is up to PC + 510 bytes. The PC points to the starting address of the second instruction after this MOV instruction. If the data is a longword, the 8-bit displacement is zero-extended and quadrupled. Consequently, the relative interval from the table is up to PC + 1020 bytes. The PC points to the starting address of the second instruction, but the lowest two bits of the PC are corrected to B'00.

**Note:** The end address of the program area (module) or the second address after an unconditional branch instruction are suitable for the start address of the table. If suitable table assignment is impossible (for example, if there are no unconditional branch instructions within the area specified by PC + 510 bytes or PC + 1020 bytes), the BRA instruction must be used to jump past the table. When this MOV instruction is placed immediately after a delayed branch instruction, the PC points to an address specified by (the starting address of the branch destination) + 2.

#### **Operation:**

```
disp=(0x00000FF & (long)d);
R[n]=(long)Read_Word(PC+(disp<<1));
if ((R[n]&0x8000)==0) R[n]&=0x0000FFFF;
else R[n]|=0xFFFF0000;
PC+=2;
}
MOVLI(long d,long n) /* MOV.L @(disp,PC),Rn */
{
    long disp;
disp=(0x000000FF & (long)d);
R[n]=Read_Long((PC&0xFFFFFFC)+(disp<<2));
PC+=2;
}
```

## **Example:**

Address			
1000	MOV	#H'80,R1	R1 = H'FFFFF80
1002	MOV.W	IMM,R2	R2 = H'FFFF9ABC, IMM means @(H'08,PC)
1004	ADD	#−1,R0	
1006	TST	R0,R0	$\leftarrow$ PC location used for address calculation for the MOV.W instruction
1008	MOVT	R13	
100A	BRA	NEXT	Delayed branch instruction
100C	MOV.L	@(4,PC),R3	R3 = H'12345678
100E IMM	.data.w	h'9ABC	
1010	.data.w	н'1234	
1012 NEXT	JMP	@R3	Branch destination of the BRA instruction
1014	CMP/EQ	#0,R0	$\leftarrow$ PC location used for address calculation for the MOV.L instruction
	.align	4	
1018	.data.l	н'12345678	

Format		Abstract	Code	State	T Bit
MOV.B	@(disp,GBR),R0	(disp + GBR) $\rightarrow$ sign extension $\rightarrow$ R0	11000100ddddddd	1	—
MOV.W	@(disp,GBR),R0	(disp $\times 2 + GBR) \rightarrow$ sign extension $\rightarrow R0$	11000101ddddddd	1	—
MOV.L	@(disp,GBR),R0	(disp $\times$ 4+ GBR) $\rightarrow$ R0	11000110ddddddd	1	—
MOV.B	R0,@(disp,GBR)	$\text{R0} \rightarrow (\text{disp + GBR})$	11000000ddddddd	1	—
MOV.W	R0,@(disp,GBR)	R0 $\rightarrow$ (disp $\times$ 2 +	11000001ddddddd	1	—
MOV.L	R0,@(disp,GBR)	GBR)	11000010ddddddd	1	_
		$R0 \rightarrow (disp \times 4 + GBR)$			

6.34 MOV (Move Peripheral Data): Data Transfer Instruction

**Description:** Transfers the source operand to the destination. This instruction is suitable for accessing data in the peripheral module area. The data can be a byte, word, or longword, but the register is fixed to R0.

A peripheral module base address is set to the GBR. When the peripheral module data is a byte, the 8-bit displacement is zero-extended. Consequently, an address within +255 bytes can be specified. When the peripheral module data is a word, the 8-bit displacement is zero-extended and doubled. Consequently, an address within +510 bytes can be specified. When the peripheral module data is a longword, the 8-bit displacement is zero-extended and is quadrupled. Consequently, an address within +1020 bytes can be specified. If the displacement is too short to reach the memory operand, the above @(R0,Rn) mode must be used after the GBR data is transferred to a general register. When the source operand is in memory, the loaded data is stored in the register after it is sign-extended to a longword.

**Note:** The destination register of a data load is always R0. R0 cannot be accessed by the next instruction until the load instruction is finished. Changing the instruction order shown in figure 6.1 will give better results.

MOV.B	@(12, GBR), R0	MOV.B	@(12, GBR), R0
AND	#80, R0 🔶	ADD	#20, R1
ADD	#20, R1	AND	#80, R0

Figure 6.1 Using R0 after MOV

## **Operation:**

```
MOVBLG(long d) /* MOV.B @(disp,GBR),R0 */
{
   long disp;
   disp=(0x00000FF & (long)d);
   R[0]=(long)Read_Byte(GBR+disp);
   if ((R[0]&0x80)==0) R[0]&=0x000000FF;
   else R[0] |=0xFFFFFF00;
   PC+=2;
}
MOVWLG(long d) /* MOV.W @(disp,GBR),R0 */
{
   long disp;
   disp=(0x00000FF & (long)d);
   R[0]=(long)Read_Word(GBR+(disp<<1));</pre>
   if ((R[0]&0x8000)==0) R[0]&=0x0000FFFF;
   else R[0] = 0xFFFF0000;
   PC+=2;
}
MOVLLG(long d) /* MOV.L @(disp,GBR),R0 */
{
   long disp;
   disp=(0x00000FF & (long)d);
   R[0]=Read_Long(GBR+(disp<<2));</pre>
   PC+=2;
}
MOVBSG(long d) /* MOV.B R0,@(disp,GBR) */
{
   long disp;
```

```
disp=(0x00000FF & (long)d);
   Write_Byte(GBR+disp,R[0]);
   PC+=2;
}
MOVWSG(long d) /* MOV.W R0,@(disp,GBR) */
{
   long disp;
   disp=(0x00000FF & (long)d);
   Write_Word(GBR+(disp<<1),R[0]);</pre>
   PC+=2;
}
MOVLSG(long d) /* MOV.L R0,@(disp,GBR) */
{
   long disp;
   disp=(0x00000FF & (long)d);
   Write_Long(GBR+(disp<<2),R[0]);</pre>
   PC+=2;
}
```

## **Examples:**

MOV.L @(2,GBR),R0	Before execution	@(GBR + 8) = H'12345670
	After execution	R0 = @H'12345670
MOV.B R0,@(1,GBR)	Before execution	R0 = H'FFFF7F80
	After execution	@(GBR + 1) = H'FFFF7F80

Format		Abstract	Code	State	T Bit
MOV.B	R0,@(disp,Rn)	$R0 \rightarrow (disp + Rn)$	10000000nnnndddd	1	_
MOV.W	R0,@(disp,Rn)	$R0 \rightarrow (disp \times 2 + Rn)$	10000001nnnndddd	1	_
MOV.L	Rm,@(disp,Rn)	$\text{Rm} \rightarrow (\text{disp } \times 4 + \text{Rn})$	0001nnnnmmmmdddd	1	_
MOV.B	@(disp,Rm),R0	(disp + Rm) $\rightarrow$ sign extension $\rightarrow$ R0	10000100mmmmdddd	1	—
MOV.W	@(disp,Rm),R0	$\begin{array}{l} (\text{disp} \times 2 + \text{Rm}) \rightarrow \text{sign} \\ \text{extension} \ \rightarrow \text{R0} \end{array}$	10000101mmmmdddd	1	—
MOV.L	@(disp,Rm),Rn	$(\text{disp} \times \textbf{4} + \text{Rm}) \rightarrow \text{Rn}$	0101nnnnmmmmdddd	1	—

6.35 MOV (Move Structure Data): Data Transfer Instruction

**Description:** Transfers the source operand to the destination. This instruction is suitable for accessing data in a structure or a stack. The data can be a byte, word, or longword, but when a byte or word is selected, only the R0 register is fixed. When the data is a byte, the 4-bit displacement is zero-extend. Consequently, an address within +15 bytes can be specified. When the data is a word, the 4-bit displacement is zero-extended and doubled. Consequently, an address within +30 bytes can be specified. When the data is a longword, the 4-bit displacement is zero-extended and quadrupled. Consequently, an address within +60 bytes can be specified. If the displacement is too short to reach the memory operand, the aforementioned @(R0,Rn) mode must be used. When the source operand is in memory, the loaded data is stored in the register after it is sign-extended to a longword.

**Note:** When byte or word data is loaded, the destination register is always R0. R0 cannot be accessed by the next instruction until the load instruction is finished. Changing the instruction order in figure 6.2 will give better results.

MOV.B	@(2, R1), R0	MOV.B	@(2, R1), R0
AND	#80, R0 🔶 🗸	ADD	#20, R1
ADD	#20, R1	AND	#80, R0

Figure 6.2 Using R0 after MOV

## **Operation:**

```
MOVBS4(long d,long n) /* MOV.B R0,@(disp,Rn) */
{
   long disp;
   disp=(0x000000F & (long)d);
   Write_Byte(R[n]+disp,R[0]);
   PC+=2;
}
MOVWS4(long d,long n) /* MOV.W R0,@(disp,Rn) */
{
   long disp;
   disp=(0x000000F & (long)d);
   Write_Word(R[n]+(disp<<1),R[0]);</pre>
   PC+=2;
}
MOVLS4(long m,long d,long n)
   /* MOV.L Rm,@(disp,Rn) */
{
   long disp;
   disp=(0x000000F & (long)d);
   Write_Long(R[n]+(disp<<2),R[m]);</pre>
   PC+=2;
}
MOVBL4(long m,long d) /* MOV.B @(disp,Rm),R0 */
{
   long disp;
   disp=(0x000000F & (long)d);
   R[0]=Read_Byte(R[m]+disp);
   if ((R[0]&0x80)==0) R[0]&=0x000000FF;
   else R[0]|=0xFFFFFF00;
   PC+=2i
}
```

```
MOVWL4(long m,long d) /* MOV.W @(disp,Rm),R0 */
{
   long disp;
   disp=(0x000000F & (long)d);
   R[0]=Read_Word(R[m]+(disp<<1));</pre>
   if ((R[0]&0x8000)==0) R[0]&=0x0000FFFF;
   else R[0]|=0xFFFF0000;
   PC+=2;
}
MOVLL4(long m,long d,long n)
   /* MOV.L @(disp,Rm),Rn */
{
   long disp;
   disp=(0x000000F & (long)d);
   R[n]=Read\_Long(R[m]+(disp<<2));
   PC+=2;
}
```

## **Examples:**

MOV.L	@(2,R0),R1	Before execution $@(R0 + 8) = H'12345670$ After execution R1 = @H'12345670
MOV.L	R0,@(H'F,R1)	Before execution R0 = H'FFFF7F80 After execution @(R1 + 60) = H'FFFF7F80

6.36 MOVA (Move Effective Address): Data Transfer Instruction

Forma	t	Abstract	Code	State	T Bit
MOVA	@(disp,PC),R0	disp $\times$ 4 + PC $\rightarrow$ R0	11000111ddddddd	1	_

**Description:** Stores the effective address of the source operand into general register R0. The 8-bit displacement is zero-extended and quadrupled. Consequently, the relative interval from the operand is PC + 1020 bytes. The PC points to the starting address of the second instruction after this MOVA instruction, but the lowest two bits of the PC are corrected to B'00.

**Note:** If this instruction is placed immediately after a delayed branch instruction, the PC must point to an address specified by (the starting address of the branch destination) + 2.

#### **Operation:**

```
MOVA(long d) /* MOVA @(disp,PC),R0 */
{
    long disp;
    disp=(0x000000FF & (long)d);
    R[0]=(PC&0xFFFFFFC)+(disp<<2);
    PC+=2;
}</pre>
```

## **Example:**

Addres	ss	.org	Н'1006	
1006		MOVA	STR,R0	Address of STR $\rightarrow$ R0
1008		MOV.B	@R0,R1 t	$R1 = "X" \leftarrow PC$ location after correcting he lowest two bits
100A		ADD	R4,R5	$\leftarrow$ Original PC location for address calculation for the MOVA instruction
		.align	4	
100C	STR:	.sdata	"XYZP12"	
• • • • • •				
2002		BRA	TRGET	Delayed branch instruction
2004		MOVA	@(0,PC),R0	Address of TRGET + $2 \rightarrow R0$
2006		NOP		

Forma	t	Abstract	Code	State	T Bit
MOVT	Rn	$T\toRn$	0000nnnn00101001	1	_

## 6.37 MOVT (Move T Bit): Data Transfer Instruction

**Description:** Stores the T bit value into general register Rn. When T = 1, 1 is stored in Rn, and when T = 0, 0 is stored in Rn.

## **Operation:**

MOVT(long n) /\* MOVT Rn \*/
{
 R[n]=(0x00000001 & SR);
 PC+=2;
}

## Example:

6.38	MUL.L	(Multiply	Long):	Arithmetic	Instruction	(SH-2	CPU)
------	-------	-----------	--------	------------	-------------	-------	------

Format	Format Abstract		Code	State T Bit
MUL.L	Rm,Rn	$\text{Rn} \times \text{Rm} \rightarrow \text{MACL}$	0000nnnnmmmm0111	2 to 4 —

**Description:** Performs 32-bit multiplication of the contents of general registers Rn and Rm, and stores the lower 32 bits of the result in the MACL register. The MACH register data does not change.

## **Operation:**

```
MULL(long m,long n) /* MUL.L Rm,Rn */
{
    MACL=R[n]*R[m];
    PC+=2;
}
```

## Example:

MUL.L R0,R1	Before execution	R0 = H'FFFFFFE, R1 = H'00005555
	After execution	MACL = H'FFFF5556
STS	MACL,R0	Operation result

Format	Abstract	Code	State	T Bit
MULS.W Rm,Rn MULS Rm,Rn	Signed operation, $Rn \times Rm \rightarrow MACL$	0010nnnnmmm1111	1 to 3	—

6.39 MULS.W (Multiply as Signed Word): Arithmetic Instruction

**Description:** Performs 16-bit multiplication of the contents of general registers Rn and Rm, and stores the 32-bit result in the MACL register. The operation is signed and the MACH register data does not change.

## **Operation:**

```
MULS(long m,long n) /* MULS Rm,Rn */
{
    MACL=((long)(short)R[n]*(long)(short)R[m]);
    PC+=2;
}
```

## Example:

MULS R0,R1	Before execution	R0 = H'FFFFFFE, R1 = H'00005555
	After execution	MACL = H'FFFF5556
STS	MACL,R0	Operation result

Format	Abstract	Code	State T Bit
MULU.W Rm,Rn MULU Rm,Rn	Unsigned, $Rn \times Rm \rightarrow MAC$	0010nnnnmmm1110	1 to 3 —

## 6.40 MULU.W (Multiply as Unsigned Word): Arithmetic Instruction

**Description:** Performs 16-bit multiplication of the contents of general registers Rn and Rm, and stores the 32-bit result in the MACL register. The operation is unsigned and the MACH register data does not change.

## **Operation:**

```
MULU(long m,long n) /* MULU Rm,Rn */
{
    MACL=((unsigned long)(unsigned short)R[n]
        *(unsigned long)(unsigned short)R[m]);
    PC+=2;
}
```

### **Example:**

MULU	R0,R1	Before execution	R0 = H'00000002, R1 = H'FFFFAAAA
		After execution	MACL = H'00015554
STS MA	ACL,R0	Operation result	

## 6.41 NEG (Negate): Arithmetic Instruction

Forma	ormat Abstract		Code	State	T Bit
NEG	Rm,Rn	$0-Rm \rightarrow Rn$	0110nnnnmmmm1011	1	_

**Description:** Takes the two's complement of data in general register Rm, and stores the result in Rn. This effectively subtracts Rm data from 0, and stores the result in Rn.

## **Operation:**

```
NEG(long m,long n) /* NEG Rm,Rn */
{
     R[n]=0-R[m];
     PC+=2;
}
```

## Example:

NEG	R0,R1	Before execution	R0 = H'00000001
		After execution	R1 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF

6.42	NEGC (Negate with	Carry): Arithmetic	Instruction
------	-------------------	--------------------	-------------

Forma	Format Abstract		Code	State	T Bit
NEGC	Rm,Rn	$0-Rm-T \rightarrow Rn,  Borrow \rightarrow T$	0110nnnnmmm1010	1	Borrow

**Description:** Subtracts general register Rm data and the T bit from 0, and stores the result in Rn. If a borrow is generated, T bit changes accordingly. This instruction is used for inverting the sign of a value that has more than 32 bits.

### **Operation:**

```
NEGC(long m,long n) /* NEGC Rm,Rn */
{
    unsigned long temp;
    temp=0-R[m];
    R[n]=temp-T;
    if (0<temp) T=1;
    else T=0;
    if (temp<R[n]) T=1;
    PC+=2;
}</pre>
```

## **Examples:**

CLRT		Sign inversion of H	R1 and R0 (64 bits)
NEGC	R1,R1	Before execution	R1 = H'00000001, T = 0
		After execution	R1 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
NEGC	R0,R0	Before execution	R0 = H'00000000, T = 1
		After execution	R0 = H'FFFFFFFF, T = 1

Format	Abstract	Code	State	T Bit
NOP	No operation	0000000000001001	1	_

## 6.43 NOP (No Operation): System Control Instruction

Description: Increments the PC to execute the next instruction.

## **Operation:**

```
NOP() /* NOP */
{
    PC+=2;
}
```

## **Example:**

NOP Executes in one cycle

Format	Abstract	Code	State	T Bit
NOT Rm,Rn	${\sim}Rm \to Rn$	0110nnnnmmmm0111	1	_

6.44	NOT (NOT-	–Logical (	Complement):	Logic (	<b>Operation</b>	Instruction
------	-----------	------------	--------------	---------	------------------	-------------

**Description:** Takes the one's complement of general register Rm data, and stores the result in Rn. This effectively inverts each bit of Rm data and stores the result in Rn.

## **Operation:**

```
NOT(long m,long n) /* NOT Rm,Rn */
{
     R[n]=~R[m];
     PC+=2;
}
```

## Example:

Format	t	Abstract	Code	State	T Bit
OR	Rm,Rn	$Rn Rm\to Rn$	0010nnnnmmmm1011	1	_
OR.	#imm,R0	$R0 \mid imm \rightarrow R0$	11001011iiiiiii	1	—
OR.B	#imm,@(R0,GB	(R0 + GBR)   imm $\rightarrow$ (R0 + GBR)	11001111iiiiiii	3	—
R)					

6.45 OR (OR Logical) Logic Operation Instruction

**Description:** Logically ORs the contents of general registers Rn and Rm, and stores the result in Rn. The contents of general register R0 can also be ORed with zero-extended 8-bit immediate data, or 8-bit memory data accessed by using indirect indexed GBR addressing can be ORed with 8-bit immediate data.

#### **Operation:**

```
OR(long m,long n) /* OR Rm,Rn */
{
   R[n] | = R[m];
   PC+=2;
}
ORI(long i) /* OR #imm,R0 */
{
   R[0] |=(0x00000FF & (long)i);
   PC+=2;
}
ORM(long i) /* OR.B #imm,@(R0,GBR) */
{
   long temp;
   temp=(long)Read_Byte(GBR+R[0]);
   temp = (0x00000FF & (long)i);
   Write_Byte(GBR+R[0],temp);
   PC+=2;
}
```

## Examples:

OR	R0,R1	Before execution	R0 = H'AAAA5555, R1 = H'55550000
		After execution	R1 = H'FFFF5555
OR.	#H'F0,R0	Before execution	R0 = H'00000008
		After execution	R0 = H'000000F8
OR.B	#H'50,@(R0,GBR)		
		After execution	@(R0,GBR) = H'F5

## 6.46 ROTCL (Rotate with Carry Left): Shift Instruction

Format	Abstract	Code	State	T Bit
ROTCL Rn	$T \leftarrow Rn \leftarrow T$	0100nnnn00100100	1	MSB

**Description:** Rotates the contents of general register Rn and the T bit to the left by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.3).




Figure 6.3 Rotate with Carry Left

## **Operation:**

```
ROTCL(long n) /* ROTCL Rn */
{
    long temp;
    if ((R[n]&0x8000000)==0) temp=0;
    else temp=1;
    R[n]<<=1;
    if (T==1) R[n]|=0x00000001;
    else R[n]&=0xFFFFFFE;
    if (temp==1) T=1;
    else T=0;
    PC+=2;
}</pre>
```

#### **Example:**

ROTCL	R0	Before execution	R0 = H'8000000, T = 0
		After execution	R0 = H'00000000, T = 1

6.47	<b>ROTCR</b> (Rotate with Carry Right): Shift Instruction

Format	Abstract	Code	State	T Bit
ROTCR Rn	$T \to Rn \to T$	0100nnnn00100101	1	LSB

**Description:** Rotates the contents of general register Rn and the T bit to the right by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.4).

	MSB	LSB
ROTCR		

Figure 6.4 Rotate with Carry Right

## **Operation:**

```
ROTCR(long n) /* ROTCR Rn */
{
    long temp;
    if ((R[n]&0x00000001)==0) temp=0;
    else temp=1;
    R[n]>>=1;
    if (T==1) R[n]|=0x80000000;
    else R[n]&=0x7FFFFFF;
    if (temp==1) T=1;
    else T=0;
    PC+=2;
}
```

## **Examples:**

ROTCR	R0	Before execution	R0 = H'00000001, T = 1
		After execution	R0 = H'80000000, T = 1

## 6.48 ROTL (Rotate Left): Shift Instruction

Forma	t	Abstract	Code	State	T Bit
ROTL	Rn	$T \gets Rn \gets MSB$	0100nnnn00000100	1	MSB

**Description:** Rotates the contents of general register Rn to the left by one bit, and stores the result in Rn (figure 6.5). The bit that is shifted out of the operand is transferred to the T bit.




Figure 6.5 Rotate Left

## **Operation:**

```
ROTL(long n) /* ROTL Rn */
{
    if ((R[n]&0x8000000)==0) T=0;
    else T=1;
    R[n]<<=1;
    if (T==1) R[n]|=0x00000001;
    else R[n]&=0xFFFFFFE;
    PC+=2;
}</pre>
```

## **Examples:**

ROTL	R0	Before execution	R0 = H'80000000, T = 0
		After execution	R0 = H'00000001, T = 1

## 6.49 ROTR (Rotate Right): Shift Instruction

Forma	t	Abstract	Code	State	T Bit
ROTR	Rn	$LSB \to Rn \to T$	0100nnnn00000101	1	LSB

**Description:** Rotates the contents of general register Rn to the right by one bit, and stores the result in Rn (figure 6.6). The bit that is shifted out of the operand is transferred to the T bit.




Figure 6.6 Rotate Right

### **Operation:**

```
ROTR(long n) /* ROTR Rn */
{
    if ((R[n]&0x0000001)==0) T=0;
    else T=1;
    R[n]>>=1;
    if (T==1) R[n]|=0x80000000;
    else R[n]&=0x7FFFFFF;
    PC+=2;
}
```

#### **Examples:**

ROTR	R0	Before execution	R0 = H'00000001, T = 0
		After execution	R0 = H'80000000, T = 1

### 6.50 RTE (Return from Exception): System Control Instruction

Class: Delayed branch instruction

Format	Abstract	Code	State	T Bit
RTE	Stack area $\rightarrow$ PC/SR	000000000101011	4	LSB

**Description:** Returns from an interrupt routine. The PC and SR values are restored from the stack, and the program continues from the address specified by the restored PC value.

**Note:** Since this is a delayed branch instruction, the instruction after this RTE is executed before branching. No address errors and interrupts are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

#### **Operation:**

```
RTE() /* RTE */
{
    unsigned long temp;
    temp=PC;
    PC=Read_Long(R[15])+4;
    R[15]+=4;
    SR=Read_Long(R[15])&0x000003F3;
    R[15]+=4;
    Delay_Slot(temp+2);
}
```

#### **Example:**

RTE	Returns to the original routine
ADD #8,R14	Executes ADD before branching

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

## 6.51 RTS (Return from Subroutine): Branch Instruction

Class: Delayed branch instruction

Format	Abstract	Code	State	T Bit
RTS	$PR\toPC$	000000000001011	2	_

**Description:** Returns from a subroutine procedure. The PC values are restored from the PR, and the program continues from the address specified by the restored PC value. This instruction is used to return to the program from a subroutine program called by a BSR or JSR instruction.

**Note:** Since this is a delayed branch instruction, the instruction after this RTS is executed before branching. No address errors and interrupts are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

#### **Operation:**

```
RTS() /* RTS */
{
    unsigned long temp;
    temp=PC;
    PC=PR+4;
    Delay_Slot(temp+2);
}
```

#### **Example:**

	MOV.L	TABLE,R3	R3 = Addre	ess of TRGET
	JSR	@R3	Branches to	> TRGET
	NOP		Executes N	OP before JSR
	ADD	R0,R1	$\leftarrow \text{Return a} \\ \text{completed} \\$	ddress for when the subroutine procedure is (PR data)
•••	••••••	•		
TABLE:	.data.l	TRGET	Jump table	
TRGET:	MOV	R1,R0	$\leftarrow$ Procedu	re entrance
	RTS		PR data $\rightarrow$	PC
	MOV		#12,R0	Executes MOV before branching

**Note:** With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the

delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

Format	Abstract	Code	State	T Bit
SETT	$1 \rightarrow T$	000000000011000	1	1

# 6.52 SETT (Set T Bit): System Control Instruction

**Description:** Sets the T bit to 1.

## **Operation:**

SETT() /\* SETT \*/
{
 T=1;
 PC+=2;
}

## Example:

SETT Before execution T = 0After execution T = 1

## 6.53 SHAL (Shift Arithmetic Left): Shift Instruction

Forma	mat Abstract Code		State	T Bit	
SHAL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00100000	1	MSB

**Description:** Arithmetically shifts the contents of general register Rn to the left by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.7).

	MSB	LSB	
SHAL	T	<b>←</b> 0	

Figure 6.7 Shift Arithmetic Left

## **Operation:**

```
SHAL(long n) /* SHAL Rn(Same as SHLL) */
{
    if ((R[n]&0x8000000)==0) T=0;
    else T=1;
    R[n]<<=1;
    PC+=2;
}</pre>
```

## Example:


```
SHAL R0 Before execution R0 = H'80000001, T = 0
After execution R0 = H'00000002, T = 1
```

# 6.54 SHAR (Shift Arithmetic Right): Shift Instruction

Format Abstract		Code	State	T Bit	
SHAR	Rn	$MSB \to Rn \to T$	0100nnnn00100001	1	LSB

**Description:** Arithmetically shifts the contents of general register Rn to the right by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.8).

	MSB	LSB
SHAR		



## **Operation:**

```
SHAR(long n) /* SHAR Rn */
{
    long temp;
    if ((R[n]&0x00000001)==0) T=0;
    else T=1;
    if ((R[n]&0x80000000)==0) temp=0;
    else temp=1;
    R[n]>>=1;
    if (temp==1) R[n]|=0x80000000;
    else R[n]&=0x7FFFFFF;
    PC+=2;
}
```

## **Example:**

SHAR	R0	Before execution	R0 = H'80000001, T = 0
		After execution	R0 = H'C0000000, T = 1

# 6.55 SHLL (Shift Logical Left): Shift Instruction

Format	ormat Abstract Code		State	T Bit	
SHLL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00000000	1	MSB

**Description:** Logically shifts the contents of general register Rn to the left by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.9).

	MSB	LSB	
SHLL	T -	● 0	

Figure 6.9 Shift Logical Left

## **Operation:**

```
SHLL(long n) /* SHLL Rn(Same as SHAL) */
{
    if ((R[n]&0x8000000)==0) T=0;
    else T=1;
    R[n]<<=1;
    PC+=2;
}</pre>
```

## **Examples:**

```
SHLL R0 Before execution R0 = H'80000001, T = 0
After execution R0 = H'0000002, T = 1
```

Format	Abstract	Code	State	T Bit
SHLL2 Rn	$Rn \ll 2 \rightarrow Rn$	0100nnnn00001000	1	_
SHLL8 Rn	$Rn \ll 8 \rightarrow Rn$	0100nnnn00011000	1	—
SHLL16 Rn	$Rn \ll 16 \rightarrow Rn$	0100nnnn00101000	1	—

6.56	SHLLn	(Shift L	Logical ]	Left n	<b>Bits</b> ):	<b>Shift</b>	Instruction

**Description:** Logically shifts the contents of general register Rn to the left by 2, 8, or 16 bits, and stores the result in Rn. Bits that are shifted out of the operand are not stored (figure 6.10).




Figure 6.10 Shift Logical Left n Bits

# **Operation:**

```
SHLL2(long n) /* SHLL2 Rn */
{
     R[n]<<=2;
     PC+=2;
}</pre>
```

```
SHLL8(long n) /* SHLL8 Rn */
{
    R[n]<<=8;
    PC+=2;
}
SHLL16(long n) /* SHLL16 Rn */
{
    R[n]<<=16;
    PC+=2;
}</pre>
```

# Examples:

SHLL2	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'48D159E0
SHLL8	R0	Before execution After execution	R0 = H'12345678 R0 = H'34567800
SHLL16	R0	Before execution After execution	R0 = H'12345678 R0 = H'56780000

# 6.57 SHLR (Shift Logical Right): Shift Instruction

Format		Abstract	Code	State	T Bit
SHLR	Rn	$0 \to Rn \to T$	0100nnnn00000001	1	LSB

**Description:** Logically shifts the contents of general register Rn to the right by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.11).


	MSB	LSB	
SHLR	0	T	

Figure 6.11 Shift Logical Right

## **Operation:**

```
SHLR(long n) /* SHLR Rn */
{
    if ((R[n]&0x0000001)==0) T=0;
    else T=1;
    R[n]>>=1;
    R[n]&=0x7FFFFFF;
    PC+=2;
}
```

## Examples



Format	Abstract	Code	State	T Bit
SHLR2 Rn	$Rn \!$	0100nnnn00001001	1	_
SHLR8 Rn	$Rn >> 8 \rightarrow Rn$	0100nnnn00011001	1	—
SHLR16 Rn	$Rn >> 16 \rightarrow Rn$	0100nnnn00101001	1	_

6.58	SHLRn	(Shift Logi	ical Right n	Bits): Shi	ft Instruction
		··· · · · · · · · · · · · · · · · · ·			

**Description:** Logically shifts the contents of general register Rn to the right by 2, 8, or 16 bits, and stores the result in Rn. Bits that are shifted out of the operand are not stored (figure 6.12).




Figure 6.12 Shift Logical Right n Bits

## **Operation:**

```
SHLR2(long n) /* SHLR2 Rn */
{
     R[n]>>=2;
     R[n]&=0x3FFFFFF;
     PC+=2;
}
```

```
SHLR8(long n) /* SHLR8 Rn */
{
    R[n]>>=8;
    R[n]&=0x00FFFFF;
    PC+=2;
}
SHLR16(long n) /* SHLR16 Rn */
{
    R[n]>>=16;
    R[n]&=0x0000FFFF;
    PC+=2;
}
```

## **Examples:**

SHLR2	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'048D159E
SHLR8	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'00123456
SHLR16	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'00001234

6.59 SLEEP (Sleep): System Control Instructio
---

Format	Abstract	Code	State	T Bit
SLEEP	Sleep	000000000011011	3	_

**Description:** Sets the CPU into power-down mode. In power-down mode, instruction execution stops, but the CPU module state is maintained, and the CPU waits for an interrupt request. If an interrupt is requested, the CPU exits the power-down mode and begins exception processing.

Note: The number of cycles given is for the transition to sleep mode.

## **Operation:**

```
SLEEP() /* SLEEP */
{
    PC-=2;
    Wait_for_exception;
}
```

## Example:

SLEEP Transits power-down mode

# 6.60 STC (Store Control Register): System Control Instruction

Format	:	Abstract	Code	State	T Bit
STC	SR,Rn	$\text{SR} \rightarrow \text{Rn}$	0000nnnn00000010	1	_
STC	GBR,Rn	$\text{GBR} \to \text{Rn}$	0000nnnn00010010	1	—
STC	VBR,Rn	$VBR\toRn$	0000nnnn00100010	1	—
STC.L	SR,@-Rn	$\text{Rn-4} \rightarrow \text{Rn, SR} \rightarrow (\text{Rn})$	0100nnnn00000011	2	_
STC.L	GBR,@-Rn	$\text{Rn-4} \rightarrow \text{Rn, GBR} \rightarrow (\text{Rn})$	0100nnnn00010011	2	_
STC.L	VBR,@-Rn	Rn – 4 $\rightarrow$ Rn, VBR $\rightarrow$ (Rn)	0100nnnn00100011	2	

Class: Interrupt disabled instruction

Description: Stores control registers SR, GBR, or VBR data into a specified destination.

**Note:** No interrupts are accepted between this instruction and the next instruction. Address errors are accepted.

#### **Operation:**

```
STCSR(long n)
              /* STC SR,Rn */
{
   R[n]=SR;
   PC+=2;
}
STCGBR(long n) /* STC GBR,Rn */
{
   R[n] = GBR;
   PC+=2;
}
STCVBR(long n) /* STC VBR,Rn */
{
   R[n]=VBR;
   PC+=2;
}
```

```
STCMSR(long n) /* STC.L SR,@-Rn */
{
  R[n]-=4;
  Write_Long(R[n],SR);
   PC+=2;
}
STCMGBR(long n) /* STC.L GBR,@-Rn */
{
   R[n]-=4;
  Write_Long(R[n],GBR);
   PC+=2;
}
STCMVBR(long n) /* STC.L VBR,@-Rn */
{
  R[n]-=4;
  Write_Long(R[n],VBR);
   PC+=2;
}
```

## **Examples:**

STC	SR,R0	Before execution	R0 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
		After execution	R0 = H'00000000
STC.L	GBR,@-R15	Before execution	R15 = H'10000004
		After execution	R15 = H'10000000, @R15 = GBR

## 6.61 STS (Store System Register): System Control Instruction

Format	:	Abstract	Code	State	T Bit
STS	MACH,Rn	$MACH \to Rn$	0000nnnn00001010	1	_
STS	MACL,Rn	$MACL\toRn$	0000nnnn00011010	1	—
STS	PR,Rn	$\text{PR} \rightarrow \text{Rn}$	0000nnnn00101010	1	—
STS.L	MACH,@-Rn	$\text{Rn-4} \rightarrow \text{Rn},  \text{MACH} \rightarrow (\text{Rn})$	0100nnnn00000010	1	—
STS.L	MACL,@-Rn	$\text{Rn-4} \rightarrow \text{Rn},  \text{MACL} \rightarrow (\text{Rn})$	0100nnnn00010010	1	_
STS.L	PR,@−Rn	$\text{Rn-4} \rightarrow \text{Rn, PR} \rightarrow (\text{Rn})$	0100nnnn00100010	1	_

Class: Interrupt disabled instruction

Description: Stores system registers MACH, MACL and PR data into a specified destination.

**Note:** No interrupts are accepted between this instruction and the next instruction. Address errors are accepted.

If the system register is MACH in the SH-1 series, the value of bit 9 is transferred to and stored in the higher 22 bits (bits 31 to 10) of the destination. With the SH-2 series, the 32 bits of MACH are stored directly.

#### **Operation:**

```
STSMACH(long n) /* STS MACH,Rn */
{
    R[n]=MACH;

if ((R[n]&0x00000200)==0)
R[n]&=0x000003FF;
else R[n]|=0xFFFFFC00;

PC+=2;
}
STSMACL(long n) /* STS MACL,Rn */
{
    R[n]=MACL;
    PC+=2;
}
```

```
STSPR(long n) /* STS PR,Rn */
{
    R[n]=PR;
    PC+=2;
}
STSMMACH(long n) /* STS.L MACH,@-Rn */
{
    R[n]-=4;
```

## Example:

}

STS	MACH, RO	Before execution	R0 = H'FFFFFFFF, MACH = H'00000000
		After execution	R0 = H'00000000
STS.L	PR,@-R15	Before execution	R15 = H'10000004
		After execution	R15 = H'10000000, @R15 = PR

# 6.62 SUB (Subtract Binary): Arithmetic Instruction

Forma	t	Abstract	Code	State	T Bit
SUB	Rm,Rn	$Rn-Rm \to Rn$	0011nnnnmmm1000	1	_

**Description:** Subtracts general register Rm data from Rn data, and stores the result in Rn. To subtract immediate data, use ADD #imm,Rn.

## **Operation:**

```
SUB(long m,long n) /* SUB Rm,Rn */
{
     R[n]-=R[m];
     PC+=2;
}
```

## Example:

SUB	R0,R1	Before execution	R0 = H'00000001, R1 = H'80000000
		After execution	R1 = H'7FFFFFFF

Forma	t	Abstract	Code	State	T Bit
SUBC	Rm,Rn	Rn – Rm– T $\rightarrow$ Rn, Borrow $\rightarrow$ T	0011nnnnmmm1010	1	Borrow

SUBC (Subtract with Carry): Arithmetic Instruction

**Description:** Subtracts Rm data and the T bit value from general register Rn, and stores the result in Rn. The T bit changes according to the result. This instruction is used for subtraction of data that has more than 32 bits.

#### **Operation:**

6.63

```
SUBC(long m,long n) /* SUBC Rm,Rn */
{
    unsigned long tmp0,tmp1;
    tmp1=R[n]-R[m];
    tmp0=R[n];
    R[n]=tmp1-T;
    if (tmp0<tmp1) T=1;
    else T=0;
    if (tmp1<R[n]) T=1;
    PC+=2;
}</pre>
```

## **Examples:**

CLRT		R0:R1(64 bits) - R2	:R3(64  bits) = R0:R1(64  bits)
SUBC	R3,R1	Before execution	T = 0, R1 = H'00000000, R3 = H'00000001
		After execution	T = 1, R1 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
SUBC	R2,R0	Before execution	T = 1, R0 = H'00000000, R2 = H'000000000
		After execution	T = 1, R0 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF

# 6.64 SUBV (Subtract with V Flag Underflow Check): Arithmetic Instruction

Format		Abstract	Code	State	T Bit
SUBV	Rm,Rn	$Rn-Rm \rightarrow Rn$ , Underflow $\rightarrow T$	0011nnnnmmm1011	1	Underflow

**Description:** Subtracts Rm data from general register Rn data, and stores the result in Rn. If an underflow occurs, the T bit is set to 1.

## **Operation:**

```
SUBV(long m,long n) /* SUBV Rm,Rn */
{
   long dest,src,ans;
   if ((long)R[n] \ge 0) dest=0;
   else dest=1;
   if ((long)R[m]>=0) src=0;
   else src=1;
   src+=dest;
   R[n] - = R[m];
   if ((long)R[n]>=0) ans=0;
   else ans=1;
   ans+=dest;
   if (src==1) {
       if (ans==1) T=1;
       else T=0;
   }
   else T=0;
   PC+=2;
}
```

## **Examples:**

SUBV R0,R1	Before execution	R0 = H'0000002, R1 = H'80000001
	After execution	R1 = H'7FFFFFFF, T = 1
SUBV R2,R3	Before execution	R2 = H'FFFFFFE, R3 = H'7FFFFFE

6.65 SWAP (Swap Register Halves): Data Transfer Instruction

Format	Abstract	Code	State	T Bit
SWAP.B Rm,Rn	$\text{Rm} \rightarrow \text{Swap}$ upper and lower halves of lower 2 bytes $\rightarrow \text{Rn}$	0110nnnnmmm1000	1	—
SWAP.W Rm,Rn	$\text{Rm} \rightarrow \text{Swap}$ upper and lower word $\rightarrow \text{Rn}$	0110nnnnmmm1001	1	_

**Description:** Swaps the upper and lower bytes of the general register Rm data, and stores the result in Rn. If a byte is specified, bits 0 to 7 of Rm are swapped for bits 8 to 15. The upper 16 bits of Rm are transferred to the upper 16 bits of Rn. If a word is specified, bits 0 to 15 of Rm are swapped for bits 16 to 31.

#### **Operation:**

```
SWAPB(long m,long n) /* SWAP.B Rm,Rn */
{
   unsigned long temp0,temp1;
   temp0=R[m]&0xffff0000;
    temp1=(R[m]&0x00000ff)<<8;
   R[n] = (R[m] >> 8) \& 0 \ge 000000 \text{ ff};
   R[n]=R[n] temp1 temp0;
   PC+=2;
}
SWAPW(long m,long n) /* SWAP.W Rm,Rn */
{
   unsigned long temp;
   temp=(R[m] >> 16) \& 0 \ge 0000 FFFF;
   R[n]=R[m]<<16;
   R[n] | =temp;
   PC+=2;
}
```

## Examples

SWAP.B	R0,R1	Before execution	R0 = H'12345678
		After execution	R1 = H'12347856
SWAP.W	R0,R1	Before execution After execution	R0 = H'12345678 R1 = H'56781234

Format	:	Abstract	Code	State	T Bit
TAS.B	@Rn	When (Rn) is 0, 1 $\rightarrow$ T, 1 $\rightarrow$ MSB of (Rn)	0100nnnn00011011	4	Test results

# 6.66 TAS (Test and Set): Logic Operation Instruction

**Description:** Reads byte data from the address specified by general register Rn, and sets the T bit to 1 if the data is 0, or clears the T bit to 0 if the data is not 0. Then, data bit 7 is set to 1, and the data is written to the address specified by Rn. During this operation, the bus is not released.

## **Operation:**

```
TAS(long n) /* TAS.B @Rn */
{
    long temp;
    temp=(long)Read_Byte(R[n]); /* Bus Lock enable */
    if (temp==0) T=1;
    else T=0;
    temp|=0x0000080;
    Write_Byte(R[n],temp); /* Bus Lock disable */
    PC+=2;
}
```

#### **Example:**

_LOOP	TAS.B	@R7	R7 = 1000
	BF	_LOOP	Loops until data in address 1000 is 0

6.67	TRAPA	(Trap A	Always): S	System	Control	Instruction
------	-------	---------	------------	--------	---------	-------------

Format	Abstract	Code	State	T Bit
TRAPA #imm	$\text{PC/SR} \rightarrow \text{Stack}$ area, (imm $\times$ 4 + VBR) $\rightarrow$ PC	11000011iiiiiiii	8	_

**Description:** Starts the trap exception processing. The PC and SR values are stored on the stack, and the program branches to an address specified by the vector. The vector is a memory address obtained by zero-extending the 8-bit immediate data and then quadrupling it. The PC points the starting address of the next instruction. TRAPA and RTE are both used for system calls.

### **Operation:**

```
TRAPA(long i) /* TRAPA #imm */
{
    long imm;
    imm=(0x000000FF & i);
    R[15]-=4;
    Write_Long(R[15],SR);
    R[15]-=4;
    Write_Long(R[15],PC-2);
    PC=Read_Long(VBR+(imm<<2))+4;
}</pre>
```

#### **Example:**

Address			
VBR+H'80	.data.1	1	1000000
	•••		
	TRAPA	#H'20	Branches to an address specified by data in address $VBR + H'80$
	TST	#0,R0	$\leftarrow$ Return address from the trap routine (stacked PC value)
	• • •		
100000000	XOR	R0,R0	$\leftarrow$ Trap routine entrance
10000002	RTE		Returns to the TST instruction
10000004	NOP		Executes NOP before RTE

Format	t	Abstract	Code	State	T Bit
TST	Rm,Rn	Rn & Rm, when result is 0, 1 $\rightarrow$ T	0010nnnnmmm1000	1	Test results
TST	#imm,R0	R0 & imm, when result is 0, 1 $\rightarrow$ T	11001000iiiiiiii	1	Test results
TST.B	#imm,@(R0,GBR	(R0 + GBR) & imm, when result is 0, 1 $\rightarrow$ T	11001100iiiiiiii	3	Test results

6.68 TST (Test Logical): Logic Operation Instruction

**Description:** Logically ANDs the contents of general registers Rn and Rm, and sets the T bit to 1 if the result is 0 or clears the T bit to 0 if the result is not 0. The Rn data does not change. The contents of general register R0 can also be ANDed with zero-extended 8-bit immediate data, or the contents of 8-bit memory accessed by indirect indexed GBR addressing can be ANDed with 8-bit immediate data. The R0 and memory data do not change.

#### **Operation:**

```
TST(long m,long n) /* TST Rm,Rn */
{
   if ((R[n]&R[m])==0) T=1;
   else T=0;
   PC+=2;
}
TSTI(long i) /* TEST #imm,R0 */
{
   long temp;
   temp=R[0]&(0x00000FF & (long)i);
   if (temp==0) T=1;
   else T=0;
   PC+=2;
}
TSTM(long i) /* TST.B #imm,@(R0,GBR) */
{
   long temp;
```

```
temp=(long)Read_Byte(GBR+R[0]);
temp&=(0x000000FF & (long)i);
if (temp==0) T=1;
else T=0;
PC+=2;
```

# **Examples:**

}

TST	R0,R0	Before execution	R0 = H'00000000
		After execution	T = 1
TST	#H'80,R0		R0 = H'FFFFFF7F $T = 1$
TST.B	#H'A5,@(R0,GBR)	Before execution After execution	@(R0,GBR) = H'A5 T = 0

Format		Abstract	Code	State	T Bit
XOR	Rm,Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnmmm1010	1	_
XOR	#imm,R0	R0 ^ imm $\rightarrow$ R0	11001010iiiiiiii	1	_
XOR.B	<pre>#imm,@(R0,GBR)</pre>	$\begin{array}{l} (\text{R0 + GBR}) \wedge \text{imm} \rightarrow (\text{R0} \\ \text{+ GBR}) \end{array}$	11001110iiiiiiii	3	_

6.69 XOR (Exclusive OR Logical): Logic Operation Instruction

**Description:** Exclusive ORs the contents of general registers Rn and Rm, and stores the result in Rn. The contents of general register R0 can also be exclusive ORed with zero-extended 8-bit immediate data, or 8-bit memory accessed by indirect indexed GBR addressing can be exclusive ORed with 8-bit immediate data.

#### **Operation:**

```
XOR(long m,long n) /* XOR Rm,Rn */
{
   R[n]^=R[m];
   PC+=2;
}
XORI(long i) /* XOR #imm,R0 */
{
   R[0]^=(0x000000FF & (long)i);
   PC+=2;
}
XORM(long i) /* XOR.B #imm,@(R0,GBR) */
{
   long temp;
   temp=(long)Read_Byte(GBR+R[0]);
   temp^=(0x00000FF & (long)i);
   Write_Byte(GBR+R[0],temp);
   PC+=2;
}
```

# Examples:

XOR	R0,R1	Before execution	R0 = H'AAAAAAAA, R1 = H'55555555
		After execution	R1 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
XOR	#H'F0,R0	Before execution	R0 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
		After execution	R0 = H'FFFFF0F
XOR.B	#H'A5,@(R0,GBR)	Before execution	@(R0,GBR) = H'A5
		After execution	$@(\mathbf{R0},\mathbf{GBR}) = \mathbf{H}'00$

## 6.70 XTRCT (Extract): Data Transfer Instruction

Format	Abstra	ct	Code	State	T Bit
XTRCT Rm, F	n Center : Rn	32 bits of Rm and Rn $ ightarrow$	0010nnnnmmm1101	1	_

**Description:** Extracts the middle 32 bits from the 64 bits of general registers Rm and Rn, and stores the 32 bits in Rn (figure 6.13).




Figure 6.13 Extract

## **Operation:**

## **Example:**

XTRCT	R0,R1	Before execution	R0 = H'01234567, R1 = H'89ABCDEF
		After execution	R1 = H'456789AB

# Section 7 Pipeline Operation

This section describes the operation of the pipelines for each instruction. This information is provided to allow calculation of the required number of CPU instruction execution states (system clock cycles).

## 7.1 Basic Configuration of Pipelines

Pipelines are composed of the following five stages:

- IF (Instruction fetch) Fetches an instruction from the memory in which the program is stored.
- ID (Instruction decode) Decodes the instruction fetched.
- EX (Instruction execution) Performs data operations and address calculations according to the results of decoding.
- MA (Memory access) Accesses data in memory. Generated by instructions that involve memory access, with some exceptions.
- WB (Write back) Returns the results of the memory access (data) to a register. Generated by instructions that involve memory loads, with some exceptions.

As shown in figure 7.1, these stages flow with the execution of the instructions and thereby constitute a pipeline. At a given instant, five instructions are being executed simultaneously. All instructions have at least 3 stages: IF, ID, and EX. Most, but not all, have stages MA and WB as well. The way the pipeline flows also varies with the type of instruction. The basic pipeline flow is as shown in figure 7.1; some pipelines differ, however, because of contention between IF and MA. In figure 7.1, the period in which a single stage is operating is called a slot.

	<b>↔</b>	: Slot									
Instruction 1	IF	ID	ΕX	MA	WB						Instruction
Instruction 2		IF	ID	ΕX	MA	WB					stream
Instruction 3			IF	ID	ΕX	MA	WB				•
Instruction 4				IF	ID	ΕX	MA	WB			
Instruction 5					IF	ID	ΕX	MA	WB		
Instruction 6						IF	ID	ΕX	MA	WB	
	Tim	ne 🕨									

Figure 7.1 Basic Structure of Pipeline Flow

## 7.2 Slot and Pipeline Flow

The time period in which a single stage operates is called a slot. Slots must follow the rules described below.

#### 7.2.1 Instruction Execution

Each stage (IF, ID, EX, MA, and WB) of an instruction must be executed in one slot. Two or more stages cannot be executed within one slot (figure 7.2), with exception of WB and MA. Since WB is executed immediately after MA, however, some instructions may execute MA and WB within the same slot.

Х	<►	-		<b>↔</b>	<b>↔</b>	<b>↔</b>	↔ ↔ ↔ ↔	: Slot
Instruction 1	IF	ID	ΕX	MA	WB			
Instruction 2		IF		ID	ΕX	MA	WB	
Note: ID and	I EX c	of instr	uctior	n 1 ar	e bein	ig exe	cuted in the same slo	t.

Figure 7.2 Impossible Pipeline Flow 1

## 7.2.2 Slot Sharing

A maximum of one stage from another instruction may be set per slot, and that stage must be different from the stage of the first instruction. Identical stages from two different instructions may never be executed within the same slot (figure 7.3).

Х	<+>	<b>↔</b>	↔	► :	Slot							
Instruction 1	IF	ID	ΕX	MA	WB							
Instruction 2	IF	ID	ΕX	MA	WB							
Instruction 3		IF	ID	ΕX	MA	WB						
Instruction 4			IF	ID	ΕX	MA	WB					
Instruction 5			IF	ID	ΕX	MA	WB					
Note: Same	stage	of an	other	instru	iction	is beiı	ng ex	ecute	d in s	ame	slo	ot.

Figure 7.3 Impossible Pipeline Flow 2

#### 7.2.3 Slot Length

The number of states (system clock cycles) S for the execution of one slot is calculated with the following conditions:

• S = (the cycles of the stage with the highest number of cycles of all instruction stages contained in the slot)

This means that the instruction with the longest stage stalls others with shorter stages.

- The number of execution cycles for each stage:
  - IF The number of memory access cycles for instruction fetch
  - ID Always one cycle
  - EX Always one cycle
  - MA The number of memory access cycles for data access
  - --- WB Always one cycle

As an example, figure 7.4 shows the flow of a pipeline in which the IF (memory access for instruction fetch) of instructions 1 and 2 are two cycles, the MA (memory access for data access) of instruction 1 is three cycles and all others are one cycle. The dashes indicate the instruction is being stalled.

	-		<		<b>↔</b>	-		>	<b>↔</b>	<ul> <li>→ : Slot</li> </ul>
	(2)		(2)		(1)	(3)			(1)	(1) ← Number of
Instruction 1	IF	IF	ID		ΕX	MA	MA	MA	WB	cycles
Instruction 2			IF	IF	ID	ΕX	_	_	MA	WB

Figure 7.4 Slots Requiring Multiple Cycles

## 7.3 Number of Instruction Execution States

The number of instruction execution states is counted as the interval between execution of EX stages. The number of states between the start of the EX stage for instruction 1 and the start of the EX stage for the following instruction (instruction 2) is the execution time for instruction 1.

For example, in a pipeline flow like that shown in figure 7.5, the EX stage interval between instructions 1 and 2 is five cycles, so the execution time for instruction 1 is five cycles. Since the interval between EX stages for instructions 2 and 3 is one state, the execution time of instruction 2 is one state.

If a program ends with instruction 3, the execution time for instruction 3 should be calculated as the interval between the EX stage of instruction 3 and the EX stage of a hypothetical instruction 4, using an MOV Rm, Rn that follows instruction 3. (In the case of figure 7.5, the execution time of instruction 3 would thus be one cycle.) In this example, the MA of instruction 1 and the IF of instruction 4 are in contention. For operation during the contention between the MA and IF, see section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA). The execution time between instructions 1 and 3 in figure 7.5 is seven states (5 + 1 + 1).

	◀	-	<			-	<b>↓</b>				<b>↔</b>	<b>+</b> :	Slot
	(2)		(2)		(2)		(4)				(1)	(1)	
Instruction 1	IF	IF	ID	—	EX	—	MA	MA	MA	WB			
Instruction 2			IF	IF	ID	_	—	—	_	EX			
Instruction 3					IF	IF	—	—	_	ID	EX	MA	
(Instruction 4:	MOV	′Rm,	Rn							IF	ID	EX)	

Figure 7.5 How Instruction Execution States Are Counted

# 7.4 Contention Between Instruction Fetch (IF) and Memory Access (MA)

## 7.4.1 Basic Operation When IF and MA are in Contention

The IF and MA stages both access memory, so they cannot operate simultaneously. When the IF and MA stages both try to access memory within the same slot, the slot splits as shown in figure 7.6. When there is a WB, it is executed immediately after the MA ends.

	A <b>↓</b> ►	B <b>↔</b>	C ♣►	D ♣►	E <b>↔</b>	F <b>↓</b>	G <b>↔</b>	<b>↔</b>	<b>≁</b> ►	: Slot			
Instruction 1	IF	ID	ΕX	MA	WB			MA o	f insti	struction 1 and IF of instruction 4 at D			
Instruction 2		IF	ID	ΕX	MA	WB		conte	nd at				
Instruction 3			IF	ID	ΕX				MA of instruction 2 and IF of instruction 5 contend at E				
Instruction 4				IF	ID	ΕX		conte					
Instruction 5					IF	ID	ΕX						
Whe	en MA	and I	F are	in cor	ntentic	on, the	follov	wing c	occurs	s:			
Whe	en MA A	and I B	F are	in cor	ntentic	on, the E	follov	wing c F	G				
Whe			C <b>↓</b>	D			e follov	-	G	: Slot			
	A <b>∢</b> ►	B ◀▶			ntentic → WB EX		e follov → WB	-	G	:Slot Split at D			
Instruction 1	A <b>∢</b> ►	B ♣► ID	C ◀► EX	D	WB	E T		-	G	: Slot			
Instruction 1 Instruction 2	A <b>∢</b> ►	B ♣► ID	C EX ID	D	WB EX	E T	WB	-	G	:Slot Split at D			

Figure 7.6 Operation When IF and MA Are in Contention

The slots in which MA and IF contend are split. MA is given priority to execute in the first half (when there is a WB, it immediately follows the MA), and the EX, ID, and IF are executed simultaneously in the latter half. For example, in figure 7.6 the MA of instruction 1 is executed in slot D while the EX of instruction 2, the ID of instruction 3 and IF of instruction 4 are executed simultaneously thereafter. In slot E, the MA of instruction 2 is given priority and the EX of instruction 3, the ID of instruction 4 and the IF of instruction 5 executed thereafter.

The number of states for a slot in which MA and IF are in contention is the sum of the number of memory access cycles for the MA and the number of memory access cycles for the IF.

## 7.4.2 The Relationship Between IF and the Location of Instructions in On-Chip ROM/RAM or On-Chip Memory

When the instruction is located in the on-chip memory (ROM or RAM) or on-chip cache of the SH microcomputer, the SH microcomputer accesses the on-chip memory in 32-bit units. The SH microcomputer instructions are all fixed at 16 bits, so basically 2 instructions can be fetched in a single IF stage access.

If an instruction is located on a longword boundary, an IF can get two instructions at each instruction fetch. The IF of the next instruction does not generate a bus cycle to fetch an instruction from memory. Since the next instruction IF also fetches two instructions, the instruction IFs after that do not generate a bus cycle either.

This means that IFs of instructions that are located so they start from the longword boundaries within instructions located in on-chip memory (the position when the bottom two bits of the instruction address are 00 is A1 = 0 and A0 = 0) also fetch two instructions. The IF of the next instruction does not generate a bus cycle. IFs that do not generate bus cycles are written in lower case as 'if'. These 'if's always take one state.

When branching results in a fetch from an instruction located so it starts from the word boundaries (the position when the bottom two bits of the instruction address are 10 is A1 = 1, A0 = 0), the bus cycle of the IF fetches only the specified instruction more than one of said instructions. The IF of the next instruction thus generates a bus cycle, and fetches two instructions. Figure 7.7 illustrates these operations.




Figure 7.7 Relationship Between IF and Location of Instructions in On-Chip Memory

## 7.4.3 Relationship Between Position of Instructions Located in On-Chip ROM/RAM or On-Chip Memory and Contention Between IF and MA

When an instruction is located in on-chip memory (ROM/RAM) or on-chip cache, there are instruction fetch stages ('if' written in lower case) that do not generate bus cycles as explained in section 7.4.2 above. When an if is in contention with an MA, the slot will not split, as it does when an IF and an MA are in contention, because ifs and MAs can be executed simultaneously. Such slots execute in the number of states the MA requires for memory access, as illustrated in figure 7.8.

When programming, avoid contention of MA and IF whenever possible and pair MAs with ifs to increase the instruction execution speed. Instructions that have 4 (5)-stage pipelines of IF, ID, EX, MA, (WB) prevent stalls when they start from the longword boundaries in on-chip

memory (the position when the bottom 2 bits of instruction address are 00 is A1 = 0 and A0 = 0) because the MA of the instruction falls in the same slot as ifs that follow.




Figure 7.8 Relationship Between the Location of Instructions in On-Chip Memory and Contention Between IF and MA

## 7.5 Effects of Memory Load Instructions on Pipelines

Instructions that involve loading from memory return data to the destination register during the WB stage that comes at the end of the pipeline. The WB stage of such a load instruction (load instruction 1) will thus come after the EX stage of the instruction that immediately follows it (instruction 2).

When instruction 2 uses the same destination register as load instruction 1, the contents of that register will not be ready, so any slot containing the MA of instruction 1 and EX of instruction 2 will split. The destination register of load instruction 1 is the same as the destination (not the source) of instruction 2, so it splits.

When the destination of load instruction 1 is the status register (SR) and the flag in it is fetched by instruction 2 (as ADDC does), a split occurs. No split occurs, however, in the following cases:

- When instruction 2 is a load instruction and its destination is the same as that of load instruction 1.
- When instruction 2 is Mac @Rm+, @Rn+, and the destination of load instruction 1 are the same.

The number of states in the slot generated by the split is the number of MA cycles plus the number of IF (or if) cycles, as illustrated in figure 7.9. This means the execution speed will

be lowered if the instruction that will use the results of the load instruction is placed immediately after the load instruction. The instruction that uses the result of the load instruction will not slow down the program if placed one or more instructions after the load instruction.

	<b>+</b>	<b>+</b>	<b>+</b>	-		<b>+</b>	✓ Slot
Load instruction 1 (MOV.W @R0, R1)	IF	ID	ΕX	MA	WB		
Instruction 2 (ADD R1, R2)		IF	ID	—	EX		
Instruction 3			IF	—	ID	ΕX	
Instruction 4					IF	ID	

Figure 7.9 Effects of Memory Load Instructions on the Pipeline

## 7.6 **Programming Guide**

To improve instruction execution speed, consider the following when programming:

- To prevent contention between MA and IF, locate instructions that have MA stages so they start from the longword boundaries of on-chip memory (the position when the bottom two bits of the instruction address are 00 is A1 = 0 and A0 = 0) wherever possible.
- The instruction that immediately follows an instruction that loads from memory should not use the same destination register as the load instruction.
- Locate instructions that use the multiplier nonconsecutively. Also locate nonconsecutively an access to the MACH or MACL register for fetching the results from the multiplier and an instruction that uses the multiplier.

## 7.7 Operation of Instruction Pipelines

This section describes the operation of the instruction pipelines. By combining these with the rules described so far, the way pipelines flow in a program and the number of instruction execution states can be calculated.

In the following figures, "Instruction A" refers to the instruction being described. When "IF" is written in the instruction fetch stage, it may refer to either "IF" or "if". When there is contention between IF and MA, the slot will split, but the manner of the split is not described in the tables, with a few exceptions. When a slot has split, see section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA). Base your response on the rules for pipeline operation given there.

Table 7.1 lists the format for number of instruction stages and execution states:

Туре	Category	Stage	State	Contention	Instruction
Functional types	Instruction s are catego- rized based on operations	Number of stages in an instruc- tion	Number of execu- tion states when no conten- tion occurs	Contention that occurs	Corresponding instructions represented by mnemonic

 Table 7.1
 Format for the Number of Stages and Execution States for Instructions

Table 7.2 Rumber of Instruction Stages and Execution States	Table 7.2	Number of Instruction	1 Stages and Execution St	tates
---	-----------	-----------------------	---------------------------	-------

Туре	Category	Stage	State	Contention	Instruc	tion
Data	Register-	3	1	—	MOV	#imm,Rn
transfer instructions	register transfer				MOV	Rm,Rn
Instructions	instructions				MOVA	@(disp,PC),R0
					MOVT	Rn
					SWAP.E	3 Rm,Rn
					SWAP.W	/ Rm,Rn
					XTRCT	Rm,Rn

Туре	Category	Stage	State	Contention	Instruc	tion
Data	Memory	5	1	Contention	MOV.W	@(disp,PC),Rn
transfer instructions	load instructions			occurs if the instruction	MOV.L	@(disp,PC),Rn
(cont)	manuctions			placed	MOV.B	@Rm,Rn
				immediately	MOV.W	@Rm,Rn
				after this one uses the same	MOV.L	@Rm,Rn
				destination	MOV.B	@Rm+,Rn
				register	MOV.W	@Rm+,Rn
				MA contends	MOV.L	@Rm+,Rn
				with IF	MOV.B	@(disp,Rm),R0
					MOV.W	@(disp,Rm),R0
					MOV.L	@(disp,Rm),Rn
					MOV.B	@(R0,Rm),Rn
					MOV.W	@(R0,Rm),Rn
					MOV.L	@(R0,Rm),Rn
					MOV.B	@(disp,GBR),R0
					MOV.W	@(disp,GBR),R0
					MOV.L	@(disp,GBR),R0
	Memory	4	1	MA contends	MOV.B	Rm,@Rn
	store instructions			with IF	MOV.W	Rm,@Rn
	manuellona				MOV.L	Rm,@Rn
					MOV.B	Rm,@-Rn
					MOV.W	Rm,@-Rn
					MOV.L	Rm,@-Rn
					MOV.B	R0,@(disp,Rn)
					MOV.W	R0,@(disp,Rn)
					MOV.L	Rm,@(disp,Rn)
					MOV.B	Rm,@(R0,Rn)
					MOV.W	Rm,@(R0,Rn)
					MOV.L	Rm,@(R0,Rn)
					MOV.B	R0,@(disp,GBR)
					MOV.W	R0,@(disp,GBR)
					MOV.L	R0,@(disp,GBR)

 Table 7.2
 Number of Instruction Stages and Execution States (cont)

Туре	Category	Stage	State	Contention	Instructi	on
Arithmetic	Arithmetic	3	1	_	ADD	Rm,Rn
nstructions	instructions between				ADD	#imm,Rn
	registers				ADDC	Rm,Rn
	(except multiplic-				ADDV	Rm,Rn
	ation				CMP/EQ	#imm,R0
	instruc- tions)				CMP/EQ	Rm,Rn
	,				CMP/HS	Rm,Rn
					CMP/GE	Rm,Rn
					CMP/HI	Rm,Rn
					CMP/GT	Rm,Rn
					CMP/PZ	Rn
					CMP/PL	Rn
					CMP/STR	Rm,Rn
					DIV1	Rm,Rn
					DIV0S	Rm,Rn
					DIV0U	
					DT	Rn* <sup>3</sup>
					EXTS.B	Rm,Rn
					EXTS.W	Rm,Rn
					EXTU.B	Rm,Rn
					EXTU.W	Rm,Rn
					NEG	Rm,Rn
					NEGC	Rm,Rn
					SUB	Rm,Rn
					SUBC	Rm,Rn
					SUBV	Rm,Rn

 Table 7.2
 Number of Instruction Stages and Execution States (cont)

Notes 1. In the SH-2 CPU, multiply/accumulate instructions are 7 stages, multiply instructions 6 stages; in the SH-1 CPU, multiply/accumulate instructions are 8 stages, multiply instructions 7 stages

2. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions)

3. SH-2 CPU instructions

Туре	Category	Stage	State	Contention	Instruc	tion
Arithmetic instructions (cont)	Multiply/ accumulate instructions	7/8*1	3/(2)* <sup>2</sup>	<ul> <li>Multiplier contention occurs when an instruction that uses the multiplier follows a MAC instruction</li> </ul>	MAC.W	@Rm+,@Rn+
				MA contends with IF		
	Double- length multiply/ accumulate instruction (SH-2 CPU only)	9	3/(2 to 4)* <sup>2</sup>	<ul> <li>Multiplier contention occurs when an instruction that uses the multiplier follows a MAC instruction</li> <li>MA contends with IF</li> </ul>		@Rm+,@Rn+* <sup>3</sup>
	Multiplic-	6/7* <sup>1</sup>	1 to 3* <sup>2</sup>	Multiplier contention	MULS.W	Rm,Rn
	ation instructions			occurs when an instruc-tion that uses the multiplier follows a MUL instruction		Rm,Rn
				MA contends with IF		
	Double- length	9	2 to 4* <sup>2</sup>	Multiplier contention occurs when an	DMULS.	L Rm,Rn* <sup>3</sup>
	multiply/ accumulate instruction			instruction that uses the multiplier follows a MAC instruction	DMULU.	L Rm,Rn* <sup>3</sup>
	(SH-2 CPU only)			MA contends with IF	MUL.L	Rm,Rn* <sup>3</sup>
Logic	Register-	3	1	—	AND	Rm,Rn
operation instructions	register logic				AND	#imm,R0
monuclions	operation				NOT	Rm,Rn
	instructions				OR	Rm,Rn
					OR	#imm,R0
					TST	Rm,Rn
					TST	#imm,R0
					XOR	Rm,Rn
					XOR	#imm,R0

 Table 7.2
 Number of Instruction Stages and Execution States (cont)

Notes 1. In the SH-2 CPU, multiply/accumulate instructions are 7 stages, multiply instructions 6 stages; in the SH-1 CPU, multiply/accumulate instructions are 8 stages, multiply instructions 7 stages

2. The normal minimum number of execution states (The number in parentheses is the number of cycles when there is contention with following instructions)

3. SH-2 CPU instructions

Туре	Category	Stage	State	Contention	Instruc	tion
Logic	Memory logic	6	3	MA contends	AND.B	<pre>#imm,@(R0,GBR)</pre>
operation instructions	operations instructions			with IF	OR.B	<pre>#imm,@(R0,GBR)</pre>
(cont)					TST.B	<pre>#imm,@(R0,GBR)</pre>
					XOR.B	<pre>#imm,@(R0,GBR)</pre>
	TAS instruction	6	4	MA contends with IF	TAS.B	@Rn
Shift	Shift	3	1		ROTL	Rn
instructions	instructions				ROTR	Rn
					ROTCL	Rn
					ROTCR	Rn
					SHAL	Rn
					SHAR	Rn
					SHLL	Rn
					SHLR	Rn
					SHLL2	Rn
					SHLR2	Rn
					SHLL8	Rn
					SHLR8	Rn
					SHLL16	Rn
					SHLR16	Rn
Branch	Conditional	3	3/1* <sup>4</sup>		BF	label
instructions	branch instructions				ВТ	label
	Delayed conditional	3	2/1* <sup>4</sup>	—	BF/S	label* <sup>3</sup>
	branch instructions (SH-2 CPU only)				BT/S	label* <sup>3</sup>
	Unconditional	3	2	—	BRA	label
	branch instructions				BRAF	Rm* <sup>3</sup>
					BSR	label
					BSRF	Rm* <sup>3</sup>
					JMP	@Rm
					JSR	@Rm
					RTS	

 Table 7.2
 Number of Instruction Stages and Execution States (cont)

Notes 3. SH-2 CPU instruction

4. One state when there is no branch

Туре	Category	Stage	State	Contention	Instruc	tion
System	System	3	1	_	CLRT	
control instructions	control ALU instructions				LDC	Rm,SR
Instructions	manuctions				LDC	Rm,GBR
					LDC	Rm,VBR
					LDS	Rm,PR
					NOP	
					SETT	
					STC	SR,Rn
					STC	GBR, Rn
					STC	VBR,Rn
					STS	PR,Rn
	LDC.L	5	3	Contention	LDC.L	@Rm+,SR
	instruction			occurs when an instruction that	LDC.L	@Rm+,GBR
				uses the same	LDC.L	@Rm+,VBR
				<ul> <li>destination</li> <li>register is placed</li> <li>immediately after</li> <li>this instruction</li> <li>MA contends</li> <li>with IF</li> </ul>		
	STC.L	4	2	MA contends	STC.L	SR,@-Rn
	instructions			with IF	STC.L	GBR,@-Rn
					STC.L	VBR,@-Rn
	LDS.L instructions (PR)	5	1	• Contention occurs when an instruction that uses the same destination register is placed immediately after this instruction	LDS.L	@Rm+ , PR
				<ul> <li>MA contends with IF</li> </ul>		
	STS.L instruction (PR)	4	1	MA contends with IF	STS.L	PR,@-Rn

 Table 7.2
 Number of Instruction Stages and Execution States (cont)

Туре	Category	Stage	State	Contention	Instruc	tion
System control	$\begin{array}{l} \text{Register} \rightarrow \\ \text{MAC} \end{array}$	4	1	<ul> <li>Contention occurs with</li> </ul>	CLRMAC	1
instructions	transfer			multiplier	LDS	Rm, MACH
(cont)	instruction			MA contends     with IF	LDS	Rm,MACL
	Memory $\rightarrow$	4	1	Contention	LDS.L	@Rm+,MACH
	MAC transfer			occurs with multiplier	LDS.L	@Rm+,MACL
	instructions			<ul> <li>MA contends with IF</li> </ul>		
	$MAC \to$	5	1	Contention	STS	MACH, Rn
	register transfer			occurs with multiplier	STS	MACL, Rn
	instruction			<ul> <li>Contention occurs when an instruction that uses the same destination register is placed immediately after this instruction</li> </ul>		
				<ul> <li>MA contends with IF</li> </ul>		
	$MAC \to$	4	1	Contention	STS.L	MACH,@-Rn
	memory transfer			occurs with multiplier	STS.L	MACL,@-Rn
	instruction			<ul> <li>MA contends with IF</li> </ul>		
	RTE instruction	5	4	_	RTE	
	TRAP instruction	9	8		TRAPA	#imm
	SLEEP instruction	3	3	_	SLEEP	


 Table 7.2
 Number of Instruction Stages and Execution States (cont)

## 7.7.1 Data Transfer Instructions

Register-Register Transfer Instructions: Include the following instruction types:

- MOV #imm, Rn
- MOV Rm, Rn
- MOVA @(disp, PC), R0
- MOVT Rn
- SWAP.B Rm, Rn
- SWAP.W Rm, Rn
- XTRCT Rm, Rn

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>+</b>	<b>↔</b>	<ul> <li>↔ : Slot</li> </ul>
Instruction A	IF	ID	ΕX			
Next instruction		IF	ID	ΕX		
Third instruction			IF	ID	ΕX	



**Operation:** The pipeline ends after three stages: IF, ID, and EX. Data is transferred in the EX stage via the ALU.

Memory Load Instructions: Include the following instruction types:

- MOV.W @(disp, PC), Rn
- MOV.L @(disp, PC), Rn
- MOV.B @Rm, Rn
- MOV.W @Rm, Rn
- MOV.L @Rm, Rn
- MOV.B @Rm+, Rn
- MOV.W @Rm+, Rn
- MOV.L @Rm+, Rn
- MOV.B @(disp, Rm), R0
- MOV.W @(disp, Rm), R0
- MOV.L @(disp, Rm), Rn
- MOV.B @(R0, Rm), Rn
- MOV.W @(R0, Rm), Rn
- MOV.L @(R0, Rm), Rn
- MOV.B @(disp, GBR), R0

- MOV.W @(disp, GBR), R0
- MOV.L @(disp, GBR), R0

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>∢</b> ► :
Instruction A	IF	ID	ΕX	MB	WB	
Next instruction		IF	ID	ΕX		
Third instruction			IF	ID	ΕX	

Figure 7.11 Memory Load Instruction Pipeline

**Operation:** The pipeline has five stages: IF, ID, EX, MA, and WB (figure 7.11). If an instruction that uses the same destination register as this instruction is placed immediately after it, contention will occur. (See Section 7.5, Effects of Memory Load Instructions on Pipelines.)

Memory Store Instructions: Include the following instruction types:

- MOV.B Rm, @Rn
- MOV.W Rm, @Rn
- MOV.L Rm, @Rn
- MOV.B Rm, @-Rn
- MOV.W Rm, @-Rn
- MOV.L Rm, @-Rn
- MOV.B R0, @(disp, Rn)
- MOV.W R0, @(disp, Rn)
- MOV.L Rm, @(disp, Rn)
- MOV.B Rm, @(R0, Rn)
- MOV.W Rm, @(R0, Rn)
- MOV.L Rm, @(R0, Rn)
- MOV.B R0, @(disp, GBR)
- MOV.W R0, @(disp, GBR)
- MOV.L R0, @(disp, GBR)

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	← : Slot
Instruction A	IF	ID	ΕX	MA		
Next instruction		IF	ID	ΕX		
Third instruction			IF	ID	ΕX	

Figure 7.12 Memory Store Instruction Pipeline

**Operation:** The pipeline has four stages: IF, ID, EX, and MA (figure 7.12). Data is not returned to the register so there is no WB stage.

## 7.7.2 Arithmetic Instructions

Arithmetic Instructions between Registers (Except Multiplication Instructions): Include the following instruction types:

- ADDRm, Rn
- ADD#imm, Rn
- ADDC Rm, Rn
- ADDV Rm, Rn
- CMP/EQ #imm, R0
- CMP/EQ Rm, Rn
- CMP/HS Rm, Rn
- CMP/GE Rm, Rn
- CMP/HI Rm, Rn
- CMP/GT Rm, Rn
- CMP/PZ Rn
- CMP/PL Rn
- CMP/STR Rm, Rn
- DIV1 Rm, Rn
- DIV0S Rm, Rn
- DIV0U
- DT Rn (SH-2 CPU only)
- EXTS.B Rm, Rn
- EXTS.W Rm, Rn
- EXTU.B Rm, Rn
- EXTU.W Rm, Rn
- NEG Rm, Rn
- NEGC Rm, Rn

- SUB Rm, Rn
- SUBC Rm, Rn
- SUBV Rm, Rn

	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	← : Slot
Instruction A	IF	ID	ΕX			
Next instruction		IF	ID	ΕX		
Third instruction			IF	ID	ΕX	


Figure 7.13 Pipeline for Arithmetic Instructions between Registers Except Multiplication Instructions

**Operation:** The pipeline has three stages: IF, ID, and EX (figure 8.13). The data operation is completed in the EX stage via the ALU.

Multiply/Accumulate Instruction (SH-1 CPU): Includes the following instruction type:

• MAC.W @Rm+, @Rn+

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	<b>↔</b>
MAC.W	IF	ID	ΕX	MA	MA	mm	mm	mm
Next instruction		IF	—	ID	ΕX	MA	WB	
Third instruction				IF	ID	ΕX	MA	WB



**Operation:** The pipeline has eight stages: IF, ID, EX, MA, MA, mm, mm, and mm (figure 8.14). The second MA reads the memory and accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for three cycles after the final MA ends, regardless of slot. The ID of the instruction after the MAC.W instruction is stalled for one slot. The two MAs of the MAC.W instruction, when they contend with IF, split the slots as described in section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier follows the MAC.W instruction, the MAC.W instruction may be considered to be five-stage pipeline instructions of IF, ID, EX, MA, and MA. In such cases, the ID of the next instruction simply stalls one slot and thereafter the pipeline operates normally. When an instruction that uses the multiplier comes after the MAC.W instruction, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.W instruction is located immediately after another MAC.W instruction
- 2. When a MULS.W instruction is located immediately after a MAC.W instruction
- 3. When an STS (register) instruction is located immediately after a MAC.W instruction
- 4. When an STS.L (memory) instruction is located immediately after a MAC.W instruction
- 5. When an LDS (register) instruction is located immediately after a MAC.W instruction
- 6. When an LDS.L (memory) instruction is located immediately after a MAC.W instruction

1. When a MAC.W instruction is located immediately after another MAC.W instruction When the second MA of a MAC.W instruction contends with an mm generated by a preceding multiplier-type instruction, the bus cycle of that MA is extended until the mm ends (the M—A shown in the dotted line box below) and that extended MA occupies one slot.

If one or more instruction not related to the multiplier is located between the MAC.W instructions, multiplier contention between MAC instructions does not cause stalls (figure 7.15).




Figure 7.15 Unrelated Instructions between MAC.W Instructions

Sometimes consecutive MAC.Ws may not have multiplier contention even when MA and IF contention causes misalignment of instruction execution. Figure 7.16 illustrates a case of this type. This figure assumes MA and IF contention.

	<b>≁</b> ►	↔	♣	<►	↔	↔	•	Slot
MAC.W	if	ID	ΕX	MA	MA	mm	mm	immi
MAC.W		IF	_	ID	ΕX	MA	_	MA mm mm mm
MAC.W				if	—	—	ID	EX MA M—A mm mm mm
MAC.W							IF	— ID EX — MA M—A mm

Figure 7.16 Consecutive MAC.Ws without Misalignment

When the second MA of the MAC.W instruction is extended until the mm ends, contention between MA and IF will split the slot, as usual. Figure 7.17 illustrates a case of this type. This figure assumes MA and IF contention.

	<►	<b>↔</b>	<b>↔</b>	◄		<b>↔</b>	<b>↔</b>	◀			<b>↔</b>	<b></b>	• •	▶ ◀▶	: Slo	ot
MAC.W	IF	ID	ΕX	MA	—	MA	mm	mm	mm							
MAC.W		if	—	—	ID	ΕX	MA	М—	—A	mm	mm	mm				
Other instruction					IF	_	ID	—	—	ΕX	MA					
Other instruction							if	—	—	ID	ΕX					
Other instruction										IF						

Figure 7.17 MA and IF Contention

2. When a MULS.W instructions is located immediately after a MAC.W instruction A MULS.W instruction has an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with an operating MAC instruction multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.18) to create a single slot. When two or more instructions not related to the multiplier come between the MAC.W and MULS.W instructions, MAC.W and MULS.W contention does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

	↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<►				<►	<b>≁</b> ►	<►	<b>↔</b>	<b>↔</b>	<+>:	Slot
MAC.W	IF	ID	ΕX	MA	MA	mm	mm	mm							
MULS.W		IF	_	ID	ΕX	М—		—A	mm	mm	mm				
Other instruction				IF	ID	ΕX	_	_	MA						
	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<		<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<►:	Slot
MAC.W	IF	ID	ΕX	MA	MA	mm	mm	mm							
Other instruction		IF		ID	ΕX										
MULS.W				IF	ID	ΕX	M—	—A	mm	mm	mm				
Other instruction					IF			······							
	<►	<b>↔</b>	<b>↔</b>	<►	<►	<►	<►	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<+>:	Slot
MAC.W	IF	ID	ΕX	MA	MA	mm	mm	mm							
Other instruction		IF	_	ID	ΕX	MA	WB								
Other instruction				IF	ID	ΕX	MA	WB							
MULS.W					IF	ID	ΕX	MA	mm	mm	mm				
Other instruction						IF	ID	ΕX	MA						

Figure 7.18 MULS.W Instruction Immediately After a MAC.W Instruction

3. When an STS (register) instruction is located immediately after a MAC.W instruction When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.19) to create a single slot. The MA of the STS contends with the IF. Figure 7.19 illustrates how this occurs, assuming MA and IF contention.

		<b>↔</b>	<b>↔</b>	<b>↔</b>	-		<b>↔</b>	<				↔	<b></b>	<►		↔:	Slot
	MAC.W	IF	ID	ΕX	MA	—	MA	mm	mm	mm							
	STS		if	—		ID	ΕX	М—		—A	WB						
Other in	struction					IF	ID	—	—	—	ΕX	MA					
Other in	struction						if		_	—	ID	ΕX					
Other in	struction										IF	ID	ΕX		••		
		<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	-		←		<b>↔</b>	<b>↔</b>		• ••	• •	+▶ •	↔:	Slot
	MAC.W	<b>↔</b> if	<b>↔</b> ID	<b>←</b> EX	<b>▲</b> ► MA	<b>▲</b> MA	► mm	<b>▲</b>	► mm	<b>∢</b> ► 	<b>+</b> >	4)	• ••	• •	(▶ •	<b>↔</b> :	Slot
	MAC.W STS	<b>↔</b> if	<b>↓</b> ID IF	<b>↔</b> EX	<b>↔</b> MA ID	▲ MA		<pre>     mm     M </pre>		<b>↔</b> ] WB	<b>4</b>	4)	• ••	• •	+▶ •	<b>∢</b> ►:	Slot
Other in	_	<b>▲</b> ► if		<b>←</b> EX						<b>↔</b> WB	<b>4</b>	<b>↔</b>	• ••	• •	+▶ •	<b>←</b> >:	Slot
	STS	<b>↔</b> if		<b>↔</b> EX —	ID		ΕX	М—			<b>+</b> >		► <b>∢</b> ₽		⊦▶ •	<b>∢</b> ►:	Slot
Other in	STS	<b>↓</b> if		<b>↔</b> EX	ID		EX ID	M— EX	—A		←► EX	<	• ••		+▶ •	<b>4</b> ►:	Slot

Figure 7.19 STS (Register) Instruction Immediately After a MAC.W Instruction

4. When an STS.L (memory) instruction is located immediately after a MAC.W instruction When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until one state after the mm ends (the M—A shown in the dotted line box in figure 7.20) to create a single slot. The MA of the STS contends with the IF. Figure 7.20 illustrates how this occurs, assuming MA and IF contention.

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<		<►	<					<b>&lt;&gt;&lt;</b> ><>><>><>><>><>><>><>><>><>><>><>><>	Slot
MAC.W	IF	ID	ΕX	MA	_	MA	mm	mm	mm				
STS.L		if	_	—	ID	ΕX	M-	· · · · · · · · · · · · · · ·		—A	WB		
Other instruction					IF	ID	_	_	—	_	ΕX	MA	
Other instruction						if	_	—	_	_	ID	EX	
Other instruction											IF	ID EX	
	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	◀—		◀—		->	<b>≁</b> ►	↔	<b>~} ~} ~} ~}</b>	Slot
MAC.W	<b>↔</b> if	<b>↔</b> ID	<b>←</b> EX	<b>▲►</b> MA	<b>▲</b> MA	<b>►</b> mm	<b>▲</b> mm	mm	<b>→</b>	<b>↔</b>	<b>+</b> >	<b>←}                                    </b>	Slot
MAC.W STS.L		<b>↓</b> ID IF	▲► EX	<b>↔</b> MA ID	▲ MA		▲ mm M—	mm	► A	<b>≁</b> ►	<b>4</b>	<b>↔ ↔ ↔ ↔</b> ::	Slot
			<b>↔</b> EX						►	<>	<b>+</b> >	<b>↔ ↔ ↔ ↔</b> ;;	Slot
STS.L			<b>←</b>	ID		ΕX	М—		A	€X	<b>+</b>	<b>↔ ↔ ↔ ↔</b> ::	Slot
STS.L Other instruction			EX -	ID		EX ID	M– EX		→   A	<b>↔</b> EX ID	€X	<b>↔ ↔ ↔ ↔</b> : : 	Slot
STS.L Other instruction Other instruction			EX EX	ID		EX ID	M– EX ID				€X		Slot

Figure 7.20 STS.L (Memory) Instruction Immediately After a MAC.W Instruction

5. When an LDS (register) instruction is located immediately after a MAC.W instruction When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.21) to create a single slot. The MA of this LDS contends with IF. Figure 7.21 illustrates how this occurs, assuming MA and IF contention.

	<b>↔</b>	<b>↔</b>	<b>↔</b>	-		<b>↔</b>	•				•••••••• ••: Slot
MAC.W	IF	ID	ΕX	MA		MA	mm	mm	mm	]	
LDS		if	—	_	ID	ΕX	М—	·····	—A		
Other instruction					IF	ID	—	—	—	EX I	MA
Other instruction						if	—	—	—	ID	EX
Other instruction										IF	ID EX ·····
	<b>≁</b> ►	<b>↔</b>	<►	$\clubsuit$	-		◀—		↔	<►	<b>→ → → →</b> : Slot
MAC.W	<b>←</b> if	<b>↔</b> ID	<b>←</b> EX	<b>▲</b> ► MA	<b>▲</b> MA	► mm	<b>▲</b>	<b>→</b>	<b>◆</b> ► ]	<b>↔</b>	<b>→ → → → →</b> : Slot
MAC.W	<b>▲</b> ► if	<b>↔</b> ID IF	▲► EX	<b>▲</b> ► MA ID	MA	mm EX		—► mm —A	<b>←</b> ►	<b>4</b>	<b>→ → → →</b> : Slot
	<b>↔</b> if		<b>↔</b> EX		▲ MA	ΕX			<b>+</b> •	<b>+</b> •	<b>→ → → →</b> : Slot
LDS	<b>↓</b> if		EX -	ID	_	ΕX	М—	—A	<b>←</b> ►	<b>+</b>	<b>→ → → →</b> : Slot
LDS Other instruction	<b>←</b> if		EX -	ID	_	EX ID	M— EX	—A		€X	↔ ↔ ↔ ↔ : Slot

Figure 7.21 LDS (Register) Instruction Immediately After a MAC.W Instruction

6. When an LDS.L (memory) instruction is located immediately after a MAC.W instruction When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the memory and the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.22) to create a single slot. The MA of the LDS contends with IF. Figure 7.22 illustrates how this occurs, assuming MA and IF contention.

	<b>+</b>	<b>↔</b>	<b>↔</b>	•		<b>≁</b> ►	•				→<>><>><>><>><>><>><>><>><>><>><>><>><>
MAC.W	IF	ID	ΕX	MA	—	MA	mm	mm	mm		
LDS.L		if	_	_	ID	ΕX	М—	· · · · · · · · · · · · · · · · · · ·	—A		
Other instruction					IF	ID	—	—	—	ΕX	MA
Other instruction						if	_	_	_	ID	EX
Other instruction										IF	ID EX ·····
	↔	↔	↔	↔	-		-	<b></b>	↔		
MAC.W	if	ID	EX	MA	MA	mm	mm	mm	]		
LDS.L		if	_	ID	_	ΕX	М—	—A			
Other instruction				if		ID	ΕX				
								_	ΓV	N / A	
Other instruction						IF	ID	_	EΧ	IVIA	
Other instruction Other instruction						IF	if	_	EX ID		

Figure 7.22 LDS.L (Memory) Instruction Immediately After a MAC.W Instruction

Multiply/Accumulate Instruction (SH-2 CPU): Includes the following instruction type:

• MAC.W @Rm+, @Rn+




Figure 7.23 Multiply/Accumulate Instruction Pipeline

**Operation:** The pipeline has seven stages: IF, ID, EX, MA, MA, mm and mm (figure 7.23). The second MA reads the memory and accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for two cycles after the final MA ends, regardless of slot. The ID of the instruction after the MAC.W instruction is stalled for one slot. The two MAs of the MAC.W instruction, when they contend with IF, split the slots as described in Section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier follows the MAC.W instruction, the MAC.W instruction may be considered to be a five-stage pipeline instructions of IF, ID, EX, MA, and MA. In such cases, the ID of the next instruction simply stalls one slot and thereafter the pipeline operates normally. When an instruction that uses the multiplier comes after the MAC.W instruction, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.W instruction is located immediately after another MAC.W instruction
- 2. When a MAC.L instruction is located immediately after a MAC.W instruction
- 3. When a MULS.W instruction is located immediately after a MAC.W instruction
- 4. When a DMULS.L instruction is located immediately after a MAC.W instruction
- 5. When an STS (register) instruction is located immediately after a MAC.W instruction
- 6. When an STS.L (memory) instruction is located immediately after a MAC.W instruction
- 7. When an LDS (register) instruction is located immediately after a MAC.W instruction
- 8. When an LDS.L (memory) instruction is located immediately after a MAC.W instruction

1. When a MAC.W instruction is located immediately after another MAC.W instruction The second MA of a MAC.W instruction does not contend with an mm generated by a preceding multiplication instruction.

	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	↔	•: {	Slot								
MAC.W	IF	ID	ΕX	MA	MA	mm	mm							
MAC.W		IF	—	ID	ΕX	MA	MA	mm	mm					
Third instruction				IF	—	ID	ΕX	MA						

Figure 7.24 MAC.W Instruction That Immediately Follows Another MAC.W instruction

Sometimes consecutive MAC.Ws may have misalignment of instruction execution caused by MA and IF contention. Figure 7.25 illustrates a case of this type. This figure assumes MA and IF contention.

	<►			<►		-			<b>↔</b>		<b>↔</b>	<b>↔</b>	<b>≁</b> ►	← : Slot
MAC.W	if	ID	ΕX	MA	MA	mm	mm	]						
MAC.W		IF	—	ID	ΕX	MA		MA	mm	mm				
MAC.W				if	—	—	ID	ΕX	MA	MA	mm	mm		
MAC.W							IF	_	ID	ΕX	MA	MA	mm	

Figure 7.25 Consecutive MAC.Ws with Misalignment

When the second MA of the MAC.W instruction contends with IF, the slot will split as usual. Figure 7.26 illustrates a case of this type. This figure assumes MA and IF contention.

		<►	<►	<+>	-				<►	-		↔	 	 : Slo
Γ	MAC.W	IF	ID	ΕX	MA	_	MA	mm	mm	]				
	MAC.W		if	_	_	ID	ΕX	MA	MA	mm	mm			
Other ins	truction					IF	_	ID	_	ΕX	MA			
Other ins	truction							if	_	ID	ΕX			
Other ins	truction									IF				

Figure 7.26 MA and IF Contention

2. When a MAC.L instruction is located immediately after a MAC.W instruction The second MA of a MAC.W instruction does not contend with an mm generated by a preceding multiplication instruction (figure 7.27).

	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<►	<b>↔</b>	↔	<b>↔</b>	<b>↔</b>	Slot
MAC.W	IF	ID	ΕX	MA	MA	mm	mm				
MAC.L		IF	_	ID	ΕX	MA	MA	mm	mm	mm	mm
Third instruction				IF	_	ID	ΕX	MA			

Figure 7.27 MAC.L Instructions Immediately After a MAC.W Instruction

3. When a MULS.W instruction is located immediately after a MAC.W instruction MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with an operating MAC.W instruction multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.28) to create a single slot. When one or more instructions not related to the multiplier come between the MAC.W and MULS.W instructions, MAC.W and MULS.W contention does not cause stalling. There is no MULS.W MA contention while the MAC.W instruction multiplier is operating (mm). When the MULS.W MA and IF contend, the slot is split.

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<		<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	•	• •	↔ :	Slot
MAC.W	IF	ID	ΕX	MA	MA	mm	mm									
MULS.W		IF	—	ID	ΕX	М—	—А	mm	mm							
Other instruction				IF	ID	ΕX	—	MA								
	<b>+</b>	<b>↔</b>	<b>↔</b>	<b>+</b>	<b>↔</b>	<b>+</b>	• +>	<b>≁</b> ►	<b>↔</b>		•		•	+► :	Slo	t
MAC.W	<b>←</b> IF	<b>↔</b> ID	<b>←</b> EX	<b>←</b> MA	<b>▲►</b> MA		• <b>→</b> mm	<b>4</b> •			• ••	<b>+</b>	•	+▶ :	Slo	t
MAC.W Other instruction	<b>↔</b> IF	<b>↓</b> ID IF	<b>←</b> EX	<b>▲</b> ► MA ID	<b>▲</b> ► MA EX			4>	4>	* * >	• ••	+>	•	+▶ :	Slo	t
_	<b>↔</b> IF					mm				<		<b>+</b>	•	+▶ :	Slo	t
Other instruction	<b>↔</b> IF			ID	EX	mm	mm	mm	mm		• ••	<b>+</b>	•	⊦► :	Slo	t
Other instruction MULS.W	<b>←</b> IF			ID	EX ID	mm EX	mm MA	mm	mm			<b>+</b>	•	+► :	Slo	t

Figure 7.28 MULS.W Instruction Immediately After a MAC.W Instruction

4. When a DMULS.L instruction is located immediately after a MAC.W instruction DMULS.L instructions have an MA stage for accessing the multiplier, but there is no DMULS.L MA contention while the MAC.W instruction multiplier is operating (mm). When the DMULS.L MA and IF contend, the slot is split (figure 7.29).

	<b>↔</b>	4	•	<►	: Slo	t											
MAC.W	IF	ID	ΕX	MA	MA	mm	mm	]									
DMULS.L		IF	—	ID	ΕX	MA	MA	mm	mm	mm	mm						
Other instruction				IF		ID	ΕX	MA									

Figure 7.29 DMULS.L Instructions Immediately After a MAC.W Instruction

5. When an STS (register) instruction is located immediately after a MAC.W instruction When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.30) to create a single slot. The MA of the STS contends with the IF. Figure 7.30 illustrates how this occurs, assuming MA and IF contention.

		<►	<b>≁</b> ►	-		<►	-			<►	<b>↔</b>	<►	◄	• •	⊦► :	Slot
MAC.W	IF	ID	ΕX	MA	—	MA	mm	mm								
STS		if	_	_	ID	ΕX	М—	—А	WB							
Other instruction					IF	ID	_	_	ΕX	MA						
Other instruction						if	_	_	ID	ΕX						
Other instruction									IF	ID	ΕX					
	↔	↔	↔	↔	←	<b>_</b>	↔	↔	↔	↔	↔	<b>+</b>		•:	Slot	
 MAC.W	<b>←</b> →	<b>↓</b> ID	<b>←</b> EX	<b>▲</b> ► MA	<b>▲</b> MA	► mm	<b>→</b> mm	<b>≁</b> ►	↔	<b>+</b> >	<b>+</b> >	↔		•::	Slot	
	<b>↓</b> if	<b>↓</b> ID IF	<b>←</b> EX	<b>←</b> MA ID	▲ MA		<b>→→</b> mm MA	<b>↓</b> WB	<b>≁</b> ►	<b>+</b> >	<b>4</b>	<b>≁</b> ►		•: :	Slot	
MAC.W STS	<b>↓</b> if		<b>▲</b> ► EX —					<b>↓</b> WB	<b>≁</b> ►	<b>4</b>	<b>4</b>	<b>∢</b> ►	-	►::	Slot	
MAC.W	<b>↓</b> ·		EX	ID		ΕX	MA	<b>↔</b> WB EX	<b>↓</b> MA		<b>+</b>	<b>+</b> >		►::	Slot	
MAC.W STS Other instruction	<b>↓</b> ·		EX	ID		EX ID	MA EX		<b>↔</b> MA EX	••	••		-	►::	Slot	

Figure 7.30 STS (Register) Instruction Immediately After a MAC.W Instruction

6. When an STS.L (memory) instruction is located immediately after a MAC.W instruction When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the memory and the multiplier and writing to memory is added to the STS instruction, as described later. Figure 7.31 illustrates how this occurs, assuming MA and IF contention.

<+>	<b>↔</b>	<b>↔</b>	◄			-		->	<b>≁</b> ►	<b>≁</b> ►	<b>≁</b> ►	<b>≁</b> ►	<b>↔</b>	<b></b> :	Slot	
MAC.W IF	ID	ΕX	MA	_	MA	mm	mm									
STS.L	if	_	_	ID	ΕX	М—	—A									
Other instruction				IF	ID	—	—	ΕX	MA							
Other instruction					if	_	—	ID	ΕX							
Other instruction								IF	ID	ΕX						
↔	↔	<b>↔</b>	<►	◀		↔	<b>≁</b> ►	↔	<b>↔</b>	<b>↔</b>		<b>≁</b> ►	: Slot			
MAC.W if	ID	ΕX	MA	MA	mm	mm										
STS.L	IF		ID	_	ΕX	MA										
Other instruction			if	_	ID	ΕX										
Other instruction					IF	ID	ΕX									
Other instruction						if	ID	ΕX								

Figure 7.31 STS.L (Memory) Instruction Immediately After a MAC.W Instruction

7. When an LDS (register) instruction is located immediately after a MAC.W instruction When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.32) to create a single slot. The MA of this LDS contends with IF. Figure 7.32 illustrates how this occurs, assuming MA and IF contention.

<b>+</b>		↔	•		• 🔸	• ৰ				+	↔	<b>≁</b> ►	→ : Slot
MAC.W IF	ID	ΕX	MA	_	MA	mm	mm						
LDS	if	_	_	ID	ΕX	М—	—A	1					
Other instruction				IF	ID	_	_	ΕX	MA				
Other instruction					if	_		ID	ΕX				
Other instruction								IF	ID	ΕX			
				_									
<b>+</b>	<b>+</b>	<b>+</b>	<b>+</b>	<b>-</b>		<b>+</b>	<b>+</b>	<b>+</b>	<b>+</b>	<b>+</b>	47	<b>+</b>	: Slot
MAC.W if	ID	ΕX	MA	MA	mm	mm							
					/	********							
LDS	IF	—	ID	_	ΕX	MA							
LDS Other instruction	IF	_	ID if	_	EX ID	EX							
_	IF	_		_		•••••	EX						
Other instruction	IF	_		_	ID	ΕX		EX					

Figure 7.32 LDS (Register) Instruction Immediately After a MAC.W Instruction

8. When an LDS.L (memory) instruction is located immediately after a MAC.W instruction When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.33) to create a single slot. The MA of the LDS contends with IF. Figure 7.33 illustrates how this occurs, assuming MA and IF contention.

+	<b>+</b>	<b>↔</b>	-		<b>↔</b>	•			<b>+</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<+>:	Slot
MAC.W IF	ID	ΕX	MA	—	MA	mm	mm							
LDS.L	if	—	_	ID	ΕX	М—	—А							
Other instruction				IF	ID		—	ΕX						
Other instruction					if		—	ID	ΕX					
Other instruction								IF	ID	ΕX				
4	<b>4</b>	<b>4</b> •	<b>4</b> •	4	_	<b>4</b> •	<b>4</b> •	<b>4</b> ••	<b>4</b>	4	<b>4</b> •	<b>4</b>	: Slo	ht.
MAC.W if	ID	EX	MA	MA	mm	mm							. 010	
LDS.L	IF	_	ID		EX	MA								
Other instruction			if	_	ID	ΕX								
Other instruction					IF	ID	ΕX							
Other instruction						if	ID	ΕX						

Figure 7.33 LDS.L (Memory) Instruction Immediately After a MAC.W Instruction

**Double-Length Multiply/Accumulate Instruction (SH-2 CPU):** Includes the following instruction type:

• MAC.L @Rm+, @Rn+ (SH-2 CPU only)

	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	↔	↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	:	SI
MAC.	_ IF	ID	ΕX	MA	MA	mm	mm	mm	mm	]	
Next instruction	า	IF	_	ID	ΕX	MA	WB				
Third instruction	n			IF	ID	ΕX	MA	WB			
	•										

Figure 7.34 Multiply/Accumulate Instruction Pipeline

**Operation:** The pipeline has nine stages: IF, ID, EX, MA, MA, mm, mm, mm, and mm (figure 7.34). The second MA reads the memory and accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for four cycles after the final MA ends, regardless of a slot. The ID of the instruction after the MAC.L instruction is stalled for one slot. The two MAs of the MAC.L instruction, when they contend with IF, split the slots as described in Section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier follows the MAC.L instruction, the MAC.L instruction may be considered to be five-stage pipeline instructions of IF, ID, EX, MA, and MA. In such cases, the ID of the next instruction simply stalls one slot and thereafter the pipeline operates normally. When an instruction that uses the multiplier comes after the MAC.L instruction, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.L instruction is located immediately after another MAC.L instruction
- 2. When a MAC.W instruction is located immediately after a MAC.L instruction
- 3. When a DMULS.L instruction is located immediately after a MAC.L instruction
- 4. When a MULS.W instruction is located immediately after a MAC.L instruction
- 5. When an STS (register) instruction is located immediately after a MAC.L instruction
- 6. When an STS.L (memory) instruction is located immediately after a MAC.L instruction
- 7. When an LDS (register) instruction is located immediately after a MAC.L instruction
- 8. When an LDS.L (memory) instruction is located immediately after a MAC.L instruction

 When a MAC.L instruction is located immediately after another MAC.L instruction When the second MA of the MAC.L instruction contends with the mm produced by the previous multiplication instruction, the MA bus cycle is extended until the mm ends (the M—A shown in the dotted line box in figure 7.35) to create a single slot. When two or more instructions that do not use the multiplier occur between two MAC.L instructions, the stall caused by multiplier contention between MAC.L instructions is eliminated.

	↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<►	<b>↔</b>	-			<b>+</b>	<b>↔</b>	<+>	<+>:	Slot
MAC.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm	]				
MAC.L		IF	_	ID	ΕX	MA	M—		—A	mm	mm	mm	mm	
Third instruction				IF		ID	ΕX	—	—	MA				
MAC.L	<b>↔</b> IF	<b>↔</b> ID	<b>←</b> EX	<b>▲</b> ► MA						<b>≁►</b> ]	<b>+</b> >	<b>4</b>	↔::	Slot
MAC.L Other instruction	<b>←</b> IF				MA	<b>↔</b> mm MA	mm			<b>←</b> ► ]	<►	<b>+</b> >	<b>◆</b> ▶ : 3	Slot
	↔ IF				MA EX	mm	mm WB	mm		<b>↔</b> ]	<b>↔</b>		<►:	Slot
Other instruction	← IF			ID	MA EX	mm MA EX	mm WB MA	mm WB		]				Slot

Figure 7.35 MAC.L Instruction Immediately After Another MAC.L Instruction

Sometimes consecutive MAC.Ls may have less multiplier contention even when there is misalignment of instruction execution caused by MA and IF contention. Figure 7.36 illustrates a case of this type, assuming MA and IF contention.

	<b>↔</b>	<b>↔</b>	<►	<b>↔</b>	<b>↔</b>	◄		◄		<b>↔</b>	◄			<b>↔</b>	<b>↔</b>	: Slo	ot
MAC.L	if	ID	ΕX	MA	MA	mm	mm	mm	mm								
MAC.L		IF	—	ID	ΕX	MA	—	М—	—A	mm	mm	mm	mm				
MAC.L				if	_	_	ID	ΕX	_	MA	М—		—А	mm	mm	mm	mm
MAC.L							IF	—	—	ID	ΕX	—	—	MA			

Figure 7.36 Consecutive MAC.Ls with Misalignment

When the second MA of the MAC.L instruction is extended to the end of the mm, contention between the MA and IF will split the slot in the usual way. Figure 7.37 illustrates a case of this type, assuming MA and IF contention.

	<b>↔</b>	<b>↔</b>	<b>↔</b>	◄		<b>↔</b>	<> ←			->	<+>	<b>↔</b>	<→ :	Slot
MAC.L	IF	ID	ΕX	MA	—	MA	mm mm	mm	mm	]				
MAC.L		if	_	_	ID	ΕX	MA M-	· · · · · · · · · · · · · · · · · · ·	—A	mm	mm	mm	mm	
Other intruction					IF		ID —		_	ΕX				
Other intruction							if —	_	_	ID				
Other intruction										IF				

Figure 7.37 MA and IF Contention

2. When a MAC.W instruction is located immediately after a MAC.L instruction When the second MA of the MAC.W instruction contends with the mm produced by the previous multiplication instruction, the MA bus cycle is extended until the mm ends (the M—A shown in the dotted line box in figure 7.38) to create a single slot. When two or more instructions that do not use the multiplier occur between the MAC.L and MAC.W instructions, the stall caused by multiplier contention between MAC.L instructions is eliminated.

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	◀			↔	<+> :	Slot
MAC.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm			
MAC.W		IF	_	ID	ΕX	MA	MA-		—A	mm	mm	
Third instruction				IF	—	ID	ΕX	_	_	MA		
	<►	<b>≁</b> ►	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>+</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	◄► :	Slot
MAC.L	<b>▲</b> ► IF	<b>↓</b> ID	<b>▲</b> ► EX	<b>▲</b> ► MA	<b>▲►</b> MA	<b>→</b> mm	<b>→</b> mm	<b>→→</b> mm		<b>∢►</b> ]	<>	Slot
MAC.L	<b>←</b> IF	<b>↔</b> ID IF	<b>←</b> EX			<b>↔</b> mm MA		<b>↔</b> mm		<b>←</b> ► ]	<b>∢</b> ► :	Slot
	<b>↔</b> IF		<b>↔</b> EX			MA				<b>∢</b> ► ]	<+> ∶	Slot
Other instruction	↔ IF		← EX -	ID	EX	MA EX	WB MA		mm	]		Slot

Figure 7.38 MAC.W Instruction Immediately After a MAC.L Instruction

3. When a DMULS.L instruction is located immediately after a MAC.L instruction DMULS.L instructions have an MA stage for accessing the multiplier. When the second MA of the DMULS.L instruction contends with an operating MAC.L instruction multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.39) to create a single slot. When two or more instructions not related to the multiplier come between the MAC.L and DMULS.L instructions, MAC.L and DMULS.L contention does not cause stalling. When the DMULS.L MA and IF contend, the slot is split.

↔	<b>↔</b>	↔	↔	<b>↔</b>	↔	-		>	↔	↔	↔	<b>~</b>	<b>↔</b> : S	Slot
IF	ID	ΕX	MA	MA	mm	mm	mm	mm						
	IF	_	ID	ΕX	MA	М—		—A	mm	mm	mm	mm		
			IF	_	ID	_	_	ΕX	MA					
		<b>↔</b>					•		<b>+</b>	♣	<b>↔</b>	<b>+</b>	<b>←→</b> : S	Slot
IF	ID	ΕX	MA	MA	mm	mm	mm	mm						
	IF	—	ID	ΕX										
			IF	ID	ΕX	MA	М—	—A	mm	mm	mm	mm		
				IF	—	ID	—	ΕX	MA					
<b>+</b>				<b>+</b>					<b>~</b>	<►	<b>+</b>	<b>*</b>	↔ : 5	Slot
IF	ID	ΕX	MA	MA	mm	mm	mm	mm						
	IF	—	ID	ΕX	MA	WB								
			IF	ID	ΕX	MA	WB							
				IF	ID	ΕX	MA	MA	mm	mm	mm	mm		
					IF	—	ID	ΕX	MA					
	➡	IF IF IF IF IF IF	<ul> <li>IF →</li> <li>IF ID EX</li> <li>IF →</li> <li>IF →</li> <li>IF →</li> </ul>	IF → ID IF IF D EX MA IF ID EX IF IF ID EX MA IF ID EX MA	IF ID EX IF IF ID EX MA MA IF ID EX MA MA IF ID EX ID IF ID EX IF ID IF ID EX MA MA IF ID EX MA MA	IF        ID       EX       MA         IF        ID         IF       ID       EX       MA       MM         IF       ID       EX       MA       MA         IF       ID       EX       MA       MA         IF       ID       EX       MA       MA         IF       ID       EX       IF       ID         IF       IF        ID       EX         IF       ID       EX       IF          IF       ID       EX       MA       MM         IF       ID       EX       MA       MA         IF       ID       EX       MA       MA	IF       —       ID       EX       MA       M—         IF       —       ID       —       ID       —         IF       ID       EX       MA       MM       M         IF       ID       EX       MA       MM       mm         IF       ID       EX       MA       MA       mm         IF       ID       EX       MA       MA       mm         IF       ID       EX       MA       IF       MA         IF       ID       EX       MA       IF       ID         IF       ID       EX       MA       MA       MM         IF       ID       EX       MA       MA       MA         IF       ID       EX       MA       MA       MM         IF       ID       EX       MA       MA       IF       ID	IF       —       ID       EX       MA       M—         IF       —       ID       —       —       —         IF       ID       EX       MA       MA       mm       mm         IF       ID       EX       MA       MA       mm       MM       MM       MM	IF - ID EX MA M - A IF - ID - EX $IF ID EX MA M mm mm mm mm mm$ $IF ID EX MA MA mm mm mm mm mm mm$ $IF - ID EX IF ID EX MA M - A IF - ID - EX$ $IF ID EX MA MA mm mm mm mm$ $IF - ID EX MA MA MM mm mm mm mm$ $IF ID EX MA MA MM mm mm mm mm$ $IF ID EX MA MA MM mm mm mm mm$	IF - ID EX MA M - A mm $IF - ID - EX MA$ $IF - ID - EX MA$ $IF ID EX MA MA mm mm mm mm$ $IF - ID EX$ $IF ID EX MA MA MA MA MA MA MA MA MA$ $IF - ID EX MA$ $IF - ID - EX MA$ $IF - ID - EX MA$ $IF - ID - EX MA$	$IF - ID EX MA M - A mm mm IF - ID - EX MA \cdots$ $IF - ID - EX MA \cdots$ $IF ID EX MA MA mm mm$	IF ID EX MA MA mm mm mm IF ID EX MA ······ IF ID EX MA MA mm mm mm mm IF ID EX IF ID EX MA MA MA MA MA mm mm mm IF ID EX IF ID EX MA MA MA MA mm mm mm IF ID EX MA MA ······ IF ID EX MA ······	IF ID EX MA MA mm mm mm mm IF ID EX MA ······ IF ID EX MA MA mm mm mm mm IF ID EX IF ID EX MA MA MA mm mm mm mm IF ID EX IF ID EX MA MA MA mm mm mm IF ID EX MA ······ IF ID EX MA MA mm mm mm IF ID EX MA ······	IF       ID       EX       MA       MA       mm       mm <t< td=""></t<>

Figure 7.39 DMULS.L Instruction Immediately After a MAC.L Instruction

4. When a MULS.W instruction is located immediately after a MAC.L instruction MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with an operating MAC.L instruction multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.40) to create a single slot. When three or more instructions not related to the multiplier come between the MAC.L and MULS.W instructions, MAC.L and MULS.W contention does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

							<b>+</b>	<b>+</b>	<u> </u>		<b></b>	<b>↔</b>	<b>↔</b>	<►	<►	: Slot	
	MAC.L	IF	ID	ΕX		MA			mm								
	ULS.W		IF	—	ID	ΕX	MA	•••••			-A	mm	mm				
Other in:	struction				IF	_	ID	ΕX	—	—	_	MA					
		<b>↔</b>	<b>+</b>				<b>+</b>	<b>▲</b>		<b></b>	<b>→→</b>	<+>	<b>◆</b>	↔	<►	: Slot	
011	MAC.L	IF		EX		MA	mm	mm	mm	mm							
Other in:			IF	—	ID	EX	ΓV										
	ULS.W				IF	ID											
Other in:						IF	ID	ΕX	—	_	MA						
	r			+					-		<b>→</b>	↔		<b>↔</b>		: Slot	t
	MAC.L	IF	ID	ΕX					mm	mm							
	struction		IF	—	ID	ΕX	MA	WB									
	struction				IF	ID	ΕX	MA									
ſ	MULS.W					IF	ID	ΕX	M—	—A	mm	mm					
Other in	struction						IF	ID	ΕX	—	MA						
		-				4				45	-	-				: Slot	+
	MAC.L	IF	ID	FX	MA	MA	mm	mm	mm	mm	3					. 510	L
Other in	struction		IF	_	ID	EX		WB			<u>.</u>						
	struction				IF	ID		MA	WB								
	struction					IF	ID		MA	WB							
	MULS.W						IF	ID		MA	mm	mm					
	struction							IF	ID		MA						
											11174						

Figure 7.40 MULS.W Instruction Immediately After a MAC.L Instruction

5. When an STS (register) instruction is located immediately after a MAC.L instruction When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.41) to create a single slot. The MA of the STS contends with the IF. Figure 7.41 illustrates how this occurs, assuming MA and IF contention.




Figure 7.41 STS (Register) Instruction Immediately After a MAC.L Instruction

6. When an STS.L (memory) instruction is located immediately after a MAC.L instruction When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. The MA of the STS contends with the IF. Figure 7.42 illustrates how this occurs, assuming MA and IF contention.

MAC.L	IF	ID	ΕX	MA	_	MA	mm	mm	mm	mm		
STS.L		if	_	_	ID	ΕX				—A	I	
Other instructior					IF	ID	_	—	—	—	ΕX	MA
Other instruction						if	_	_	_	_	ID	EX
Other instruction											IF	ID EX ·····
	<b>≁</b> ►	<b>≁</b> ►	<b>↔</b>	<b>≁</b> ►	◄		◄			• • •	<b>≁</b> ►	→ → → → : Slot
MAC.L	if	ID	ΕX	MA	MA	mm	mm	mm	mm	]		
STS.L		IF	_	ID	_	ΕX	М—		—A			
313.1				if		п	ΕX					
Other instructior												
				11		IF	ID	_	_	ΕX		
Other instruction				II						EX ID	ΕX	

Figure 7.42 STS.L (Memory) Instruction Immediately After a MAC.L Instruction

7. When an LDS (register) instruction is located immediately after a MAC.L instruction When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.43) to create a single slot. The MA of this LDS contends with IF. Figure 7.43 illustrates how this occurs, assuming MA and IF contention.

	<►	<b>↔</b>	<b>↔</b>	-		<►	◄					<b>+</b>	<▶∢	<b>*</b> *	: Slot
MAC.L	IF	ID	ΕX	MA	—	MA	mm	mm	mm	mm	]				
LDS		if	—	_	ID	ΕX	М—			—A					
Other instruction					IF	ID		—	—	—	ΕX	MA			
Other instruction						if		—	—	—	ID	ΕX			
Other instruction											IF	ID	EX ··		
	<b>4</b>	↔	↔	↔	•	<b>_</b>	•		<b>&gt;</b>	•••	<b>4</b> •	<b>4</b>	<b>4</b>	<b>4</b> • •	Slot
MAC.L	<b>▲</b> ► if	<b>↔</b> ID	<b>↔</b> EX	<b>▲</b> ► MA	<b>▲</b> MA	mm	<b>▲</b>	mm	<b>→</b>	• <b>• •</b>	<b>+</b> >	<b>↔</b>		<+>∶	Slot
		ID IF	<b>←</b> EX	<b>▲</b> ► MA ID	▲ MA		▲ mm M—	mm	<mark>mm</mark> —A	- <b>← ►</b> ]	<b>+</b> >	<b>+</b>		<+>:	Slot
MAC.L								mm	<mark>mm</mark> —A	<b>. ← ▶</b> ]	<→		<+>	<+> :	Slot
MAC.L				ID		ΕX	M— EX		 	EX	<→	<b>+</b> •		<b>←</b> :	Slot
MAC.L LDS Other instruction				ID		EX ID	M— EX		—A	EX	€X	↔	<b>4</b>	<+>∶	Slot

Figure 7.43 LDS (Register) Instruction Immediately After a MAC.L Instruction

8. When an LDS.L (memory) instruction is located immediately after a MAC.L instruction When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the memory and the memory and the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.44) to create a single slot. The MA of the LDS contends with IF. Figure 7.44 illustrates how this occurs, assuming MA and IF contention.

														<b>.</b>
	<b>+</b>			-		<b>+</b>	-				_►		<b>++++</b> +	Slot
MAC	L IF	ID	ΕX	MA	—	MA	mm	mm	mm	mm				
LDS	L	if	—	—	ID	ΕX	М—			—A				
Other instruction	n				IF	ID		—	—	—	ΕX	MA		
Other instruction	n					if		—	—		ID	ΕX		
Other instruction	n										IF	ID	EX	
			<b>↔</b>	<b>↔</b>	-		◀—						• • • • •	: Slot
MAC	L if	ID	ΕX	MA	MA	mm	mm	mm	mm					
LDS	L	IF	—	ID	—	ΕX	М-	·····	—A					
Other instruction	n			if		ID	ΕX							
						. –								
Other instruction	n					IF	ID		—	ΕX				
Other instruction						IF	iD if	_	_	EX ID	EX			
	n					IF		_	_		ΕX			

Figure 7.44 LDS.L (Memory) Instruction Immediately After a MAC.L Instruction

Multiplication Instructions (SH-1 CPU): Include the following instruction types:

- MULS.W Rm, Rn
- MULU.W Rm, Rn

	<b>↔</b>	<b>↔</b>	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>
MULS.W	IF	ID	ΕX	MA	mm	mm	mm
Next instruction		IF	ID	ΕX	MA	WB	
Third instruction			IF	ID	ΕX	MA	WB

Figure 7.45 Multiplication Instruction Pipeline

**Operation:** The pipeline has seven stages: IF, ID, EX, MA, mm, mm, and mm (figure 8.45). The MA accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for three cycles after the MA ends, regardless of a slot. The MA of the MULS.W instruction, when it contends with IF, splits the slot as described in Section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier comes after the MULS.W instruction, the MULS.W instruction may be considered to be four-stage pipeline instructions of IF, ID, EX, and MA. In such cases, it operates like a normal pipeline. When an instruction that uses the multiplier comes after the MULS.W instruction, however, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.W instruction is located immediately after a MULS.W instruction
- 2. When a MULS.W instruction is located immediately after another MULS.W instruction
- 3. When an STS (register) instruction is located immediately after a MULS.W instruction
- 4. When an STS.L (memory) instruction is located immediately after a MULS.W instruction
- 5. When an LDS (register) instruction is located immediately after a MULS.W instruction
- 6. When an LDS.L (memory) instruction is located immediately after a MULS.W instruction

 When a MAC.W instruction is located immediately after a MULS.W instruction When the second MA of a MAC.W instruction contends with the mm generated by a preceding multiplication instruction, the bus cycle of that MA is extended until the mm ends (the M—A shown in the dotted line box below) and that extended MA occupies one slot.

If one or more instructions not related to the multiplier comes between the MULS.W and MAC.W instructions, multiplier contention between the MULS.W and MAC.W instructions does not cause stalls (figure 7.46).

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	◀		$\leftrightarrow$	✦	$\clubsuit$	<b>←</b>	$\clubsuit$	: Slo	t
MULS.W	IF	ID	ΕX	MA	mm	mm	mm							
MAC.W		IF	ID	ΕX	MA	М—	—A n	nm	mm	mm				
Third instruction			IF		ID	ΕX	— N	MA						
	<b>≁</b> ►	<b>4</b> •	<b>≁</b> ►	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b></b>	↔	<b>≁</b> ►	<b>↔</b>	<b>4</b>	<b>4</b> •	: Slo	ot
MULS.W	<b>↔</b> IF	<b>↔</b> ID	<b>←</b> ► EX	<b>▲</b> ► MA	<b>→</b> mm	<b>←</b> ► mm	→ →	↔	<b>≁</b> ►	↔	<►	<b>↔</b>	: Slo	ot
MULS.W Other instruction	<b>↔</b> IF	<b>↔</b> ID IF	<b>←</b> EX ID		<b>←</b> mm MA		<b>←►</b> <	↔	<b>↔</b>	<b>↔</b>	<+>	↔	: Slo	ot
	<b>↔</b> IF		ID	ΕX	MA	WB	<b>→</b> → mm MA r					++	: Slo	ot

Figure 7.46 MAC.W Instruction Immediately After a MULS.W Instruction

2. When a MULS.W instruction is located immediately after another MULS.W instruction MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with the operating multiplier (mm) of another MULS.W instruction, the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.47) to create a single slot. When two or more instructions not related to the multiplier are located between the two MULS.W instructions, contention between the MULS.Ws does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

	↔	↔	↔	↔	<b>∢</b> —			<b>↔</b>	↔	↔	<b>↔</b>	↔	<b>↔</b>	<►	: Slot
MULS.W	IF	ID	ΕX	MA	mm	mm	mm	]							
MULS.W		IF	ID	ΕX	М-		—A	mm	mm	mm					
Other instruction			IF	ID	ΕX	_	_	MA							
	<b>↔</b>	↔	<b>↔</b>	↔	<►	<b>∢</b>		<b>↔</b>	↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	: Slot
MULS.W	IF	ID	ΕX	MA	mm	mm	mm								
Other instruction		IF	ID	ΕX											
MULS.W			IF	ID	ΕX	М—	—А	mm	mm	mm					
Other instruction				IF	ID	ΕX	_	MA							
	↔	↔	<b>↔</b>	<b>↔</b>	↔	<b>↔</b>	+	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	<b>↔</b>	<►	<b>↔</b>	: Slot
MULS.W	IF	ID	ΕX	MA	mm	mm	mm	]							
Other instruction		IF	ID	ΕX	MA	WB									
Other instruction			IF	ID	ΕX	MA	WB								
MULS.W				IF	ID	ΕX	MA	mm	mm	mm					
Other instruction					IF	ID	ΕX	MA							

Figure 7.47 MULS.W Instruction Immediately After Another MULS.W Instruction

When the MA of the MULS.W instruction is extended until the mm ends, contention between MA and IF will split the slot, as is normal. Figure 7.48 illustrates a case of this type, assuming MA and IF contention.

	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<				↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	 • •	►:	Slot
MULS.W	IF	ID	ΕX	MA	mm	mm	mm								
MULS.W		if	ID	ΕX	M—			mm	mm	mm					
Other instruction			IF	ID		_	_	ΕX	MA						
Other instruction				if	_	_	—	ID	ΕX						
Other instruction								IF	ID						

Figure 7.48 MULS.W Instruction Immediately After Another MULS.W Instruction (IF and MA Contention)

3. When an STS (register) instruction is located immediately after a MULS.W instruction When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.49) to create a single slot. The MA of the STS contends with the IF. Figure 7.49 illustrates how this occurs, assuming MA and IF contention.

	↔	<b>+</b>	<b>+</b>	-	<b>∢</b> −					<b>+</b>	<b>+</b>	<b>↔</b>	<b>≁</b> ►	<+>:	Slot
MULS.W	IF	ID	ΕX	MA	mm	mm	mm								
STS		if	ID	ΕX	M-	· · · · · · · · · · · · · · · · · · ·	—A	WB							
Other instruction			IF	ID	—	_	_	ΕX	MA						
Other instruction				if	—	—	—	ID	ΕX						
Other instruction								IF	ID	ΕX					
															<b>.</b>
	4													·	Slot
	<u> </u>					<u> </u>								<b>.</b>	
MULS.W	if	ID	EX	MA	mm	mm	mm								
MULS.W STS	if	ID IF	EX ID	MA		mm M—		WB	**					<b>.</b>	
	if							WB	~~						
STS	if		ID	_	EX	М—	—A	WB	~~		~~				
STS Other instruction	if		ID	_	EX ID	M— EX	—A	EX	EX						

Figure 7.49 STS (Register) Instruction Immediately After a MULS.W Instruction

4. When an STS.L (memory) instruction is located immediately after a MULS.W instruction When the contents of a MAC register are loaded from memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until one cycle after the mm ends (the M—A shown in the dotted line box in figure 7.50) to create a single slot. The MA of the STS contends with the IF. Figure 7.50 illustrates how this occurs, assuming MA and IF contention.

↔	<b>↔</b>	<+>	<b>↔</b>	◄			->	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	•	א: פ	Slot
MULS.W IF	ID	ΕX	MA	mm	mm	mm									
STS.L	if	ID	ΕX	М—		—А									
Other instruction		IF	ID	—	_	_	ΕX	MA							
Other instruction			if	_	_	_	ID	ΕX							
Other instruction							IF	ID	ΕX						
↔	↔	<b>↔</b>	◄		←		<►	<b>↔</b>	<b>≁</b> ►		• ••		• •	►: \$	Slot
<b>▲►</b> MULS.W if	<b>↔</b> ID	<b>▲</b> ► EX	<b>▲</b> MA	<b>→</b> mm	<b>▲</b>		<b>≁</b> ►	<b>4</b>	<b>+</b> >		• ••	<b>~</b> >	• ◄	►: \$	Slot
MULS.W if STS.L	<b>↔</b> ID IF	<b>↔</b> EX ID		mm EX	mm		<b>+</b>		4>		• ••		•	►: {	Slot
					mm M—	mm	<b>*</b>	<b>4</b>	<b>+</b> >		• ••	<b>+</b>	• •	►: {	Slot
STS.L		ID	_	ΕX	mm M—	mm		<b>+</b> •	<b>+</b> >		• ••	++	• •	►: \$	Slot
STS.L Other instruction		ID	_	EX ID	mm M— EX	mm —A	EX	↔			• ••	<b>+</b>	•	►: \$	Slot

Figure 7.50 STS.L (Memory) Instruction Immediately After a MULS.W Instruction

5. When an LDS (register) instruction is located immediately after a MULS.W instruction When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box below) to create a single slot. The MA of this LDS contends with IF. Figure 7.51 illustrates how this occurs, assuming MA and IF contention.

		<b>←</b>	<b>↔</b>	<b>+</b>	••	◀				<b>+</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	<b>+</b>	Slot
Μ	IULS.W	IF	ID	ΕX	MA	mm	mm	mm								
	LDS		if	ID	ΕX	М-	·····	—А								
Other ins	struction			IF	ID	—	—	—	ΕX	MA						
Other ins	struction				if	—	—	—	ID	ΕX						
Other ins	struction								IF	ID	ΕX					
		↔	<b>↔</b>	<b>↔</b>	←		◄		↔	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	<b>~</b>	Slot
M	IULS.W	<b>▲►</b> if	<b>↓</b> ID	<b>←</b> EX	<b>▲</b> MA	<b>→</b> mm	<b>▲</b>	<b>→</b>	<b>∢</b> ►	<►	4>	4>	4>	<b>4</b> •	<b>~</b> > ;	Slot
Μ	IULS.W LDS	<b>▲</b> ► if	<b>↓</b> ID IF	<b>↔</b> EX ID	▲ MA			► mm A	<→	<b>+</b>	↔	<b>+</b>	<b>+</b>	<b>+</b>	<b>~</b> > :	Slot
M Other ins	LDS	<b>▲ ►</b> if							<b>∢</b> ►	**	<b>+</b> •	<b>+</b>	<b>+</b>	↔	<b>~</b>	Slot
	LDS struction	<b>▲</b> ► if		ID	_	ΕX	М—		€X	<b>+</b>	<b>≁</b> ►	<b>↔</b>	<b>◆</b> ▶	<b>+</b>	<►:	Slot
Other ins	LDS struction struction	<b>←</b> if		ID	_	EX ID	M— EX	—A		↔	↔	<b>+</b>	<b>+</b>	<b>+</b> •	<b>↔</b> :	Slot

Figure 7.51 LDS (Register) Instruction Immediately After a MULS.W Instruction

6. When an LDS.L (memory) instruction is located immediately after a MULS.W instruction When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the memory and the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.52) to create a single slot. The MA of the LDS contends with IF. Figure 7.52 illustrates how this occurs, assuming MA and IF contention.

	<b>+</b>	<b>+</b>	<b>+</b>	<b>+</b>	-				<b>+</b>	<b>+</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	 : S	lot
MULS.W	IF	ID	ΕX	MA	mm	mm	mm								
LDS.L		if	ID	ΕX	M-	·····	—A								
Other instruction			IF	ID		—	—	ΕX	MA						
Other instruction				if		—	—	ID	ΕX						
Other instruction								IF	ID	ΕX					
	<≁	<b>↔</b>	<b>≁</b> ►	<		◄		<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	 -: S	lot
MULS.W	<b>▲</b> ► if	<b>↔</b> ID	<b>▲</b> ► EX	<b>▲</b> MA	<b>→</b> mm	<b>▲</b>	<b>→</b> mm:	<b></b>	<b>+</b> >	<b>↔</b>	↔	<b>↔</b>	<b>4</b>	 : S	lot
MULS.W LDS.L	<b>↔</b> if	<b>↓</b> ID IF	<b>↔</b> EX ID	▲ MA		▲ mm M—	<b>→</b> mm —A	<b>↔</b>	<b>+</b>	<b>+</b>	<b>∢</b> ►	<b>+</b>	<	 ⊦: Sl	lot
	<b>↔</b> if			▲ MA				<b>4</b>	<b>+</b>	<b>+</b> >	<b>+</b> >	<b>+</b> >	<>	 : S	lot
LDS.L	<b>▲</b> ► if		ID	_	EX	М—	—A	€X	<b>+</b> •	<b>*</b>	<b>+</b>	<b>+</b>	<b>+</b>	 : S	lot
LDS.L Other instruction	<b>↔</b> if		ID	_	EX ID	M— EX	—A		↔	••	<b>+</b>	<b>+</b>	<b>+</b> •	 : S	lot

Figure 7.52 LDS.L (Memory) Instruction Immediately After a MULS.W Instruction

Multiplication Instructions (SH-2 CPU): Include the following instruction types:

- MULS.W Rm, Rn
- MULU.W Rm, Rn

	<►	<b>↔</b>	:	Slot						
MULS.W	IF	ID	ΕX	MA	mm	mm	]			
Next instruction		IF	ID	ΕX	MA	WB				
Third instruction			IF	ID	ΕX	MA	WB			


Figure 7.53 Multiplication Instruction Pipeline

**Operation:** The pipeline has six stages: IF, ID, EX, MA, mm, and mm (figure 8.53). The MA accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for two cycles after the MA ends, regardless of the slot. The MA of the MULS.W instruction, when it contends with IF, splits the slot as described in Section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier comes after the MULS.W instruction, the MULS.W instruction may be considered to be four-stage pipeline instructions of IF, ID, EX, and MA. In such cases, it operates like a normal pipeline. When an instruction that uses the multiplier is located after the MULS.W instruction, however, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.W instruction is located immediately after a MULS.W instruction
- 2. When a MAC.L instruction is located immediately after a MULS.W instruction
- 3. When a MULS.W instruction is located immediately after another MULS.W instruction
- 4. When a DMULS.L instruction is located immediately after a MULS.W instruction
- 5. When an STS (register) instruction is located immediately after a MULS.W instruction
- 6. When an STS.L (memory) instruction is located immediately after a MULS.W instruction
- 7. When an LDS (register) instruction is located immediately after a MULS.W instruction
- 8. When an LDS.L (memory) instruction is located immediately after a MULS.W instruction


1. When a MAC.W instruction is located immediately after a MULS.W instruction The second MA of a MAC.W instruction does not contend with the mm generated by a preceding multiplication instruction.





2. When a MAC.L instruction is located immediately after a MULS.W instruction The second MA of a MAC.W instruction does not contend with the mm generated by a preceding multiplication instruction.





3. When a MULS.W instruction is located immediately after another MULS.W instruction MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with the operating multiplier (mm) of another MULS.W instruction, the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.56) to create a single slot. When one or more instructions not related to the multiplier is located between the two MULS.W instructions, contention between the MULS.Ws does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	-		<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<►	↔	<+>	: Slo
MULS.W	IF	ID	ΕX	MA	mm	mm								
MULS.W		IF	ID	ΕX	М—	—A	mm	mm						
Other instruction			IF	ID	ΕX	_	MA							
	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	<b>+</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>+</b>	<b>+</b>	<b>≁</b> ►	: Slo
MULS.W	<b>↔</b> IF	<b>↔</b> ID				<b>→</b>		<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>4</b>	: Slo
MULS.W			ΕX				↔	<b>+</b>	<b>+</b>	<b>+</b> >	<b>↔</b>	<+>	4>	: Slo
		ID	EX ID	MA EX	mm				<b>+</b>	<b>+</b> >	<b>+</b> •	<b>+</b>	<b>+</b>	: Slo
Other instruction		ID	EX ID	MA EX ID	mm EX	mm	mm	mm	<→	<→			<b>+</b>	: Slo

Figure 7.56 MULS.W Instruction Immediately After Another MULS.W Instruction

When the MA of the MULS.W instruction is extended until the mm ends, contention between the MA and IF will split the slot in the usual way. Figure 7.57 illustrates a case of this type, assuming MA and IF contention.




Figure 7.57 MULS.W Instruction Immediately After Another MULS.W Instruction (IF and MA contention)

4. When a DMULS.L instruction is located immediately after a MULS.W instruction Though the second MA in the DMULS.L instruction makes an access to the multiplier, it does not contend with the operating multiplier (mm) generated by the MULS.W instruction.

	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	-	►: \$	Slot
MULS.W	IF	ID	ΕX	MA	mm	mm	]								
DMULS.L		IF	ID	ΕX	MA	MA	mm	mm	mm	mm					
Other instruction			IF	—	ID	ΕX	MA								

Figure 7.58 DMULS.L Instruction Immediately After a MULS.W Instruction

5. When an STS (register) instruction is located immediately after a MULS.W instruction When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.59) to create a single slot. The MA of the STS contends with the IF. Figure 7.59 illustrates how this occurs, assuming MA and IF contention.

	<►	<b>↔</b>	<►	<►	◀			$\blacklozenge$	<►	$\clubsuit$	<b>↔</b>	$\clubsuit$	◄	►:	Slot
MULS.W	IF	ID	ΕX	MA	mm	mm									
STS		if	ID	ΕX	М—	—A	WB								
Other instruction			IF	ID	_	—	ΕX	MA							
Other instruction				if	_	_	ID	ΕX							
Other instruction							IF	ID	ΕX						
	<►	↔	<►	<	_►	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	↔		<►			►::	Slot
MULS.W	<b>←</b> if	<b>↔</b> ID	<b>←</b> EX	<b>▲</b> MA	► mm	<b>→</b>	<b>↔</b>	++	+>	+>	↔	+>	<b>∢</b> ⊣	•::	Slot
		<b>↔</b> ID IF	<b>↔</b> EX ID	▲ MA		<b>→</b> mm MA	<b>∢</b> ► WB	<b>↔</b>	<b>+</b> >	<b>+</b> >	<b>4</b>	<b>+</b> >	<b>4</b> 1	▶ : 3	Slot
MULS.W							<b>∢</b> ► WB	<b>+</b>	<b>+</b>	<b>+</b> >	<b>4</b>	<b>+</b> >	<b>∢</b> +	▶::	Slot
MULS.W STS			ID		ΕX	MA	<b>↔</b> WB EX	••	••	••	••	<b>+</b> •		• : :	Slot
MULS.W STS Other instruction			ID		EX ID	MA EX	EX	<b>↔</b> EX	↔	••		••	<b>∢</b> +	• : {	Slot

Figure 7.59 STS (Register) Instruction Immediately After a MULS.W Instruction

6. When an STS.L (memory) instruction is located immediately after a MULS.W instruction When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. The MA of the STS contends with the IF. Figure 7.60 illustrates how this occurs, assuming MA and IF contention.

	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	◄			<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	$\Rightarrow$	·: Slo	ot
MULS.W	IF	ID	ΕX	MA	mm	mm									
STS.L		if	ID	ΕX	М—	—А									
Other instruction			IF	ID	—	—	ΕX	MA							
Other instruction				if	—	_	ID	ΕX							
Other instruction							IF	ID	ΕX						
	<b>↔</b>	<►	<	◄		←→	<b>+</b>	<b>+</b>	↔	<b>+</b>	<b>+</b> •	<b>↔</b>	<b>4</b>	: Slo	t
	<b>←</b> if	<b>↔</b> ID	<b>↔</b> EX	<b>▲</b> MA	mm	<b>→</b> mm	••	<>	<b>+</b> >	<b>+</b> >	↔	↔	<b>+</b>	: Slo	t
	<b>←</b> if	<b>↔</b> ID IF	<b>↔</b> EX ID	▲ MA		<b>←</b> ► mm MA	↔	<+>		<+>		<b>+</b> >	<b>+</b> >	: Slo	t
MULS.W	<b>←</b> if			▲ MA _			<b>+</b> •	<b>≁</b> ►	<b>+</b> •	<b>+</b>	<>	<>	••	: Slo	t
MULS.W STS.L	<b>↔</b> if		ID	<ul> <li>▲</li> <li>MA</li> <li>–</li> <li>–</li> </ul>	ΕX	MA	<b>↔</b> EX	↔		<b>+</b>	<b>+</b>	<b>+</b>		: Slo	t
MULS.W STS.L Other instruction	<b>←</b> if		ID	▲ MA —	EX ID	MA EX	<b>↔</b> EX ID	€X	••	<b>+</b> •	<b>+</b> •	<	<b>4</b>	: Slo	t

Figure 7.60 STS.L (Memory) Instruction Immediately After a MULS.W Instruction

7. When an LDS (register) instruction is located immediately after a MULS.W instruction When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box below) to create a single slot. The MA of this LDS contends with IF. The following figures illustrates how this occurs, assuming MA and IF contention.

	<b>↔</b>	<+>	<b>↔</b>	<►	-			<+>	<+>	$\Leftrightarrow$	<►	$\Leftrightarrow$	-	► : :	Slot
MULS.W	IF	ID	ΕX	MA	mm	mm									
LDS		if	ID	ΕX	М—	—A									
Other instruction			IF	ID	_	_	ΕX	MA							
Other instruction				if	_		ID	ΕX							
Other instruction							IF	ID	ΕX						
	<b>↔</b>	<b>↔</b>	<b>↔</b>	<		<b>↔</b>	<b>↔</b>	↔	↔		<b>↔</b>	↔	◄	▶::	Slot
MULS.W	<b>▲</b> ► if	<b>↔</b> ID	<b>←</b> EX	<b>▲</b> MA	<b>→</b> mm	<b>→</b> mm	<>	↔	↔	↔	↔	↔	<b>∢</b> ⊣	►:	Slot
MULS.W	<b>←</b> if	<b>↔</b> ID IF	<b>←</b> EX ID			<b>↔</b> mm MA	<b>4</b>	<b>+</b> >	<b>+</b> >	<b>4</b>	<b>+</b> >	<b>+</b> >	4	►:	Slot
L	<b>▲</b> ► if						<b>≁</b> ►	<b>+</b> >	<b>4</b>	<b>4</b>	<b>4</b>	<b>+</b> >		►::	Slot
LDS	<b>↔</b> if		ID		ΕX	MA	<b>↔</b> EX	••	<b>+</b> •	••	<b>+</b> •	••		►::	Slot
LDS Other instruction	•• if		ID		EX ID	MA EX	<b>↔</b> EX ID	€X	↔	<b>+</b>	<b>+</b>	••		► : 3	Slot

Figure 7.61 LDS (Register) Instruction Immediately After a MULS.W Instruction

8. When an LDS.L (memory) instruction is located immediately after a MULS.W instruction When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.62) to create a single slot. The MA of the LDS contends with IF. Figure 7.62 illustrates how this occurs, assuming MA and IF contention.

	4													: SI	ot
MULS.W	IF		EX	MA	mm	mm								. 31	οι
LDS.L		if	ID		М—										
Other instruction			IF	ID		_	ΕX	MA							
Other instruction				if	_	_	ID	ΕX							
Other instruction							IF	ID	ΕX						
	<b>≁</b> ►	↔	<►	<		<►	↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	↔	• : SI	ot
MULS.W	<b>▲</b> ► if	<b>↔</b> ID	<b>←</b> EX	<b>▲</b> MA	► mm	<b>→</b>	<b>∢</b> ►	<b>+</b>		<b>↔</b>	<b>≁</b> ►	<b>↔</b>		· : SI	ot
	<b>↔</b> if	<b>↔</b> ID IF	<b>↔</b> EX ID	▲ MA		<b>↔</b> mm MA	4>	<b>+</b> >	<b>↔</b>	<b>↓</b>			4	·: SI	ot
MULS.W	<b>↔</b> if			▲ MA _				<b>4</b>	••	4>	••	••	4)	• : SI	ot
MULS.W LDS.L	<b>↓</b> if		ID	▲ MA _	ΕX	MA	<b>↔</b> EX	<b>+</b>	<b>+</b> •	<b>+</b> >	<b>+</b> •	••		·: SI	ot
MULS.W LDS.L Other instruction	<b>↔</b> if		ID	<b>▲</b> MA —	EX ID	MA EX	<b>↔</b> EX ID	↔	↔	<+>		<b>+</b>		·: SI	ot

Figure 7.62 LDS.L (Memory) Instruction Immediately After a MULS.W Instruction

**Double-Length Multiplication Instructions (SH-2 CPU):** Include the following instruction types:

- DMULS.L Rm, Rn (SH-2 CPU only)
- DMULU.L Rm, Rn (SH-2 CPU only)
- MUL.L Rm, Rn (SH-2 CPU only)

		<b>≁</b> ►	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	: Slot
	DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm	]		
Next	instruction		IF	_	ID	ΕX	MA	WB					
Third	instruction				IF	ID	ΕX	MA	WB				

Figure 7.63 Multiplication Instruction Pipeline

The pipeline has nine stages: IF, ID, EX, MA, MA, mm, mm, and mm (figure 7.63). The MA accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for four cycles after the MA ends, regardless of a slot. The ID of the instruction following the DMULS.L instruction is stalled for 1 slot (see the description of the multiply/accumulate instruction). The two MA stages of the DMULS.L instruction, when they contend with IF, split the slot as described in section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier comes after the DMULS.L instruction, the DMULS.L instruction may be considered to be a five-stage pipeline instruction of IF, ID, EX, MA, and MA. In such cases, it operates like a normal pipeline. When an instruction that uses the multiplier comes after the DMULS.L instruction, however, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.L instruction is located immediately after a DMULS.L instruction
- 2. When a MAC.W instruction is located immediately after a DMULS.L instruction
- 3. When a DMULS.L instruction is located immediately after another DMULS.L instruction
- 4. When a MULS.W instruction is located immediately after a DMULS.L instruction
- 5. When an STS (register) instruction is located immediately after a DMULS.L instruction
- 6. When an STS.L (memory) instruction is located immediately after a DMULS.L instruction
- 7. When an LDS (register) instruction is located immediately after a DMULS.L instruction
- 8. When an LDS.L (memory) instruction is located immediately after a DMULS.L instruction
- 1. When a MAC.L instruction is located immediately after a DMULS.L instruction When the second MA of a MAC.L instruction contends with the mm generated by a preceding multiplication instruction, the bus cycle of that MA is extended until the mm ends (the M—A shown in the dotted line box below) and that extended MA occupies one slot.

If two or more instructions not related to the multiplier are located between the DMULS.L and MAC.L instructions, multiplier contention between the DMULS.L and MAC.L instructions does not cause stalls (figure 7.64).

	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	◀—			<b>≁</b> ►		<b>↔</b>	← : Slot
DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm				
MAC.L		IF	_	ID	ΕX	MA	М—		—A	mm	mm	mm	mm
Third instruction				IF	_	ID	ΕX	_	_	MA			
	↔	↔	↔	↔		<b>≁</b> ►	<b>↔</b>	↔	<b>↔</b>	<b>+</b>		↔	<ul> <li>← : Slot</li> </ul>
DMULS.L	<b>↔</b> IF	<b>↔</b> ID	<b>▲</b> ► EX	<b>▲</b> ► MA		<b>≁</b> ► mm			<b>→</b> mm	<b>∢</b> ►	<b>+</b>		<ul> <li>↓ : Slot</li> </ul>
DMULS.L Other instruction	<b>←</b> IF	<b>↔</b> ID IF			MA		mm			<b>◆</b> ► ]			<ul> <li>→ : Slot</li> </ul>
	<b>↔</b> IF				MA EX	mm MA	mm	mm		<b>∢</b> ► ]	. ↔	↔	<ul> <li>← : Slot</li> </ul>
Other instruction	<b>↔</b> IF			ID	MA EX ID	mm MA EX	mm WB MA	mm WB		]			
Other instruction Other instruction	<b>↔</b> IF			ID	MA EX ID	mm MA EX	mm WB MA	mm WB	mm.	]			

Figure 7.64 MAC.L Instruction Immediately After a DMULS.L Instruction

2. When a MAC.W instruction is located immediately after a DMULS.L instruction

When the second MA of a MAC.W instruction contends with the mm generated by a preceding multiplication instruction, the bus cycle of that MA is extended until the mm ends (the M—A shown in the dotted line box below) and that extended MA occupies one slot.

If two or more instructions not related to the multiplier are located between the DMULS.L and MAC.W instructions, multiplier contention between the DMULS.L and MAC.W instructions does not cause stalls (figure 7.65).




Figure 7.65 MAC.W Instruction Immediately After a DMULS.L Instruction

3. When a DMULS.L instruction is located immediately after another DMULS.L instruction DMULS.L instructions have an MA stage for accessing the multiplier. When the MA of the DMULS.L instruction contends with the operating multiplier (mm) of another DMULS.L instruction, the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.66) to create a single slot. When two or more instructions not related to the multiplier are located between two DMULS.L instructions, contention between the DMULS.Ls does not cause stalling. When the DMULS.L MA and IF contend, the slot is split.

		<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	<			<b>≁</b> ►	<b>↔</b>	<b>↔</b>	→ → : Slot
	DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm				
	DMULS.L		IF	—	ID	ΕX	MA	М—		—A	mm	mm	mm	mm
Other	instruction				IF	—	ID	ΕX	—	—	MA			
		<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	◄		<b>↔</b>	<b>↔</b>	<b>↔</b>	→ → : Slot
	DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm				
Other	instruction		IF	—	ID	ΕX								
	DMULS.L				IF	ID	ΕX	MA	М—	—A	mm	mm	mm	mm
Other	instruction					IF	—	ID	ΕX	—	MA			
			<b>4</b> •	4	<b>4</b>		<b>4</b>	<b>4</b> •	<b>4</b> •	<b>4</b>		4		· ← ► · Slot
	DMULS.L	IF		EX	MA	MA		mm						
Other	instruction		IF		ID		MA	WB						
	instruction				IF		EX	MA	\//R					
Other	DMULS.L				11	IF	ID			NAA	mm	mm	mm	mm
Other						IL				MA				
Other	instruction						IF	_	Ш	EX	IVIA			

Figure 7.66 DMULS.L Instruction Immediately After Another DMULS.L Instruction

When the MA of the DMULS.L instruction is extended until the mm ends, contention between the MA and IF will split the slot in the usual way. Figure 7.67 illustrates a case of this type, assuming MA and IF contention.

		<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	◄		◄					<b>↔</b>	<b>↔</b>	← : Slot
	DMULS.L	IF	ID	ΕX	MA	MA	_	mm	mm	mm	mm				
_	DMULS.L		if	_	ΕX	_	ID	MA	М—		—A	mm	mm	mm	mm
Other	instruction						IF	ID	_	—	—	ΕX			
Other	instruction							if		—	—	ID	ΕX		
Other	instruction											IF	ID		

Figure 7.67 DMULS.L Instruction Immediately After Another DMULS.L Instruction (IF and MA Contention)

4. When a MULS.W instruction is located immediately after a DMULS.L instruction MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with the operating multiplier (mm) of a DMULS.L instruction, the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.68) to create a single slot. When three or more instructions not related to the multiplier are located between the DMULS.L instruction and the MULS.W instruction, contention between the DMULS.L and MULS.W does not cause stalling. When the MULS.W MA and IF contend, the slot is split..

		↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	-				<b>↔</b>	<b>↔</b>	<►	<b>≁</b> ►	<b>↔</b>	: Slo	ot
[	DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm	]						
	MULS.W		IF	—	ID	ΕX	М—			—А	mm	mm					
Other	instruction				IF	ID	EX	—	—		MA						
		<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	: Slo	ot							
[	DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm	]						
Other	instruction		IF	—	ID	ΕX	MA	WB									
Other	instruction				IF	ID	ΕX	MA	WB								
Other	instruction					IF	ID	ΕX	MA	WB							
	MULS.W						IF	ID	ΕX	MA	MA	mm	mm	n			
Other	instruction							IF	ID	ΕX	MA						

Figure 7.68 MULS.W Instruction Immediately After a DMULS.L Instruction

When the MA of the DMULS.L instruction is extended until the mm ends, contention between the MA and IF will split the slot in the usual way. Figure 7.69 illustrates a case of this type, assuming MA and IF contention.




Figure 7.69 MULS.W Instruction Immediately After a DMULS.L Instruction (IF and MA Contention)

5. When an STS (register) instruction is located immediately after a DMULS.L instruction When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.70) to create a single slot. The MA of the STS contends with the IF. Figure 7.70 illustrates how this occurs, assuming MA and IF contention.

+>	• • •		<b>++</b> -		►	Slot
IF ID	EX M	IA —	MA mm	mm mm mn	<u>n</u>	
if		– ID	EX M—	/	WB	
		IF	ID —		ΕX	
			if —		ID	EX
					IF	ID EX ····
<b>+&gt;                                    </b>		▶ ◀			<b>*                                    </b>	→ → → → → : Slot
if ID	EX M	IA MA	mm mm	mm mm		
IF	— 11	) —	EX M—	A WE	5	
	i	f	ID FX			
			10 17			
	I	I —		— — EX		
	I	. —			EX	
- -	if if if ID	if — – if ID EX M IF — II	if — — ID IF if ID EX MA MA IF — ID —	if — — ID EX M— IF ID — if — if ID EX MA MA mm mm IF — ID — EX M—	if — — ID EX MA IF ID — — — if — — — if ID EX MA MA mm mm mm mm IF — ID — EX MA WE	if — — ID EX MA WB IF ID — — — EX if — — — ID IF ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

Figure 7.70 STS (Register) Instruction Immediately After a DMULS.L Instruction

6. When an STS.L (memory) instruction is located immediately after a DMULS.L instruction When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. The MA of the STS contends with the IF. Figure 7.71 illustrates how this occurs, assuming MA and IF contention.




Figure 7.71 STS.L (Memory) Instruction Immediately After a DMULS.L Instruction

7. When an LDS (register) instruction is located immediately after a DMULS.L instruction When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box below) to create a single slot. The MA of this LDS contends with IF. The following figure illustrates how this occurs, assuming MA and IF contention.

•	+► •	<►	<b>↔</b>	◀	-	<►	-			_►		-	<b>↔</b>		• •••	• : S	lot
DMULS.L	IF	ID	ΕX	MA	—	MA	mm	mm	mm	mm							
LDS		if	_	_	ID	ΕX	М—			—A							
Other instruction					IF	ID	—	—	—	_	ΕX	MA					
Other instruction						if	_	_	_	—	ID	ΕX					
Other instruction											IF	ID	ΕX				
	(▶ •	+→	<b>↔</b>	<b>↔</b>	<		. ◀—			•••	<b>↔</b>	<b>+</b>	<b>↔</b>	<+>	• : S	lot	
 MULS.L	<b>⊦⊳</b> ∙ if	<b>▲►</b> ID	<b>▲</b> ► EX	<b>▲</b> ► MA	<b>▲</b> MA	mm	- <b>-</b>	mm	► mm	<ul> <li>▲▶</li> </ul>	<b>≁</b> ►	<b>+</b>	<b>+</b>	<b>≁</b> ▶	• : S	lot	
	<b>⊦⊳</b> • if	<b>↓</b> ID IF	<b>▲</b> ► EX —	<b>▲</b> ► MA ID	▲ MA	mm EX	• · · · · · · · ·	mm	<mark>→</mark> mm —A	▲▶	<b>≁</b> ►	<b>+</b>	<b>+</b> >	<b>+</b>	• : S	lot	
MULS.L	<b>I ►</b> •				_		М—	mm	► mm A	<b>↔</b>		++	<→	<b>+</b> •	• : S	lot	
DMULS.L LDS	<b>I</b> ∳ if			ID	_	EX	М—	·····	► A	■ <b>→</b>	<b>+</b> >	↔	+>	<b>+</b> •	• : S	lot	
DMULS.L LDS Other instruction	<b>I</b> F			ID	_	EX ID	M— EX	·····	A A	EX ID			↔	<b>↔</b>	• : S	lot	

Figure 7.72 LDS (Register) Instruction Immediately After a DMULS.L Instruction

8. When an LDS.L (memory) instruction is located immediately after a DMULS.L instruction

When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the memory and the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.73) to create a single slot. The MA of the LDS contends with IF. Figure 7.73 illustrates how this occurs, assuming MA and IF contention.

<b><body> <b><body> <b><body> <b><body> <b><body> <b><bdy> </bdy><bdy> <b><bdy> <b><bdy> </bdy><bdy> <b><bdy> </bdy><bdy> <b><bdy> </bdy><bdy> </bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></bdy></b></body></b></body></b></body></b></body></b></body></b>	ot
DMULS.L IF ID EX MA — MA mm mm mm mm	
LDS.L if — — ID EX M———————————————————————————————————	
Other instruction IF ID EX MA	
Other instruction if ID EX	
Other instruction IF ID EX ····	
<b>     </b>	
DMULS.L if ID EX MA MA mm mm mm mm	
DMULS.L if ID EX MA MA mm mm mm mm	
DMULS.L if ID EX MA MA mm mm mm mm LDS.L IF — ID — EX M—————————————————————————————————	
DMULS.L if     ID     EX     MA     Mm     mm     mm       LDS.L     IF     —     ID     —     EX       Other instruction     if     —     ID     EX	

Figure 7.73 LDS.L (Memory) Instruction Immediately After a DMULS.L Instruction

## 7.7.3 Logic Operation Instructions

Register-Register Logic Operation Instructions: Include the following instruction types:

- AND Rm, Rn
- AND#imm, R0
- NOT Rm, Rn
- OR Rm, Rn
- OR #imm, R0
- TST Rm, Rn
- TST #imm, R0
- XOR Rm, Rn
- XOR#imm, R0

	<b>↔</b>	↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<ul> <li>← : Slot</li> </ul>
Instruction A	IF	ID	EX			
Next instruction		IF	ID	ΕX		
Third instruction			IF	ID	ΕX	

Figure 7.74 Register-Register Logic Operation Instruction Pipeline

**Operation:** The pipeline has three stages: IF, ID, and EX (figure 8.74). The data operation is completed in the EX stage via the ALU.

Memory Logic Operation Instructions: Include the following instruction types:

- AND.B #imm, @(R0, GBR)
- OR.B #imm, @(R0, GBR)
- TST.B #imm, @(R0, GBR)
- XOR.B #imm, @(R0, GBR)

	<b>↔</b>	: S	lot								
Instruction A	IF	ID	ΕX	MA	ΕX	MA					
Next instruction		IF	_	—	ID	ΕX					
Third instruction					IF	ID	ΕX				

Figure 7.75 Memory Logic Operation Instruction Pipeline

**Operation:** Operation: The pipeline has six stages: IF, ID, EX, MA, EX, and MA (figure 7.75). The ID of the next instruction stalls for 2 slots. The MAs of these instructions contend with IF.

TAS Instruction: Includes the following instruction type:

• TAS.B @Rn

	<b>↔</b>	: Slot								
Instruction A	IF	ID	ΕX	MA	ΕX	MA				
Next instruction		IF	—	_	—	ID	ΕX			
Third instruction						IF	ID	ΕX		

Figure 7.76 TAS Instruction Pipeline

**Operation:** The pipeline has six stages: IF, ID, EX, MA, EX, and MA (figure 7.76). The ID of the next instruction stalls for 3 slots. The MA of the TAS instruction contends with IF.

# 7.7.4 Shift Instructions

Shift Instructions: Include the following instruction types:

• ROTL Rn

•	ROTR	Rn
•	ROTR	Rn

- ROTCL Rn
- ROTCR Rn
- SHAL Rn
- SHAR Rn
- SHLL Rn
- SHLR Rn
- SHLL2 Rn
- SHLR2 Rn
- SHLL8 Rn
- SHLR8 Rn
- SHLKO
- SHLL16 Rn
- SHLR16 Rn




Figure 7.77 Shift Instruction Pipeline

**Operation:** The pipeline has three stages: IF, ID, and EX (figure 7.77). The data operation is completed in the EX stage via the ALU.

# 7.7.5 Branch Instructions

Conditional Branch Instructions: Include the following instruction types:

- BF label
- BT label

**Operation:** The pipeline has three stages: IF, ID, and EX. Condition verification is performed in the ID stage. Conditional branch instructions are not delayed branch.

### 1. When condition is satisfied

The branch destination address is calculated in the EX stage. The two instructions after the conditional branch instruction (instruction A) are fetched but discarded. The branch destination instruction begins its fetch from the slot following the slot which has the EX stage of instruction A (figure 7.78).

	<b>↔</b>	↔	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	←► ←► : Slot
Instruction A	IF	ID	ΕX					
Next instruction		IF	_		(Fe	etchec	dbut	discarded)
Third instruction			IF	—	(Fe	etchec	dbut	discarded)
Branch destination			—	IF	ID	EX		
					IF	ID	ΕX	

Figure 7.78 Branch Instruction When Condition is Satisfied

2. When condition is not satisfied

If it is determined that conditions are not satisfied at the ID stage, the EX stage proceeds without doing anything. The next instruction also executes a fetch (figure 7.79).

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	<b>↔</b>	<+>	↔	: S	lot
Instruction A	IF	ID	ΕX								
Next instruction		IF	ID	ΕX							
Third instruction			IF	ID	ΕX						
				IF	ID	ΕX					

## Figure 7.79 Branch Instruction When Condition is Not Satisfied

Note: SH-2 always fetches instructions with a long word. Therefore, "1. When condition is satisfied", 2 instructions are overrun when fetched, if that address is at the boundary of the 4n address.

**Delayed Conditional Branch Instructions (SH-2 CPU):** Include the following instruction types:

- BF/S label (SH-2 CPU only)
- BT/S label (SH-2 CPU only)

**Operation:** The pipeline has three stages: IF, ID, and EX. Condition verification is performed in the ID stage.

### 1. When condition is satisfied

The branch destination address is calculated in the EX stage. The instruction after the conditional branch instruction (instruction A) is fetched and executed, but the instruction after that is fetched and discarded. The branch destination instruction begins its fetch from the slot following the slot which has the EX stage of instruction A (figure 7.80).

	<►	<b>↔</b>	<b>↔</b>	<►	<b>↔</b>	↔	← → ← : Slot
Instruction A	IF	ID	ΕX				
Next instruction		IF	—	ID	ΕX	MA	WB
Third instruction			IF	—	(Fe	etcheo	d but discarded)
Branch destination				IF	ID	ΕX	
					IF	ID	EX

Figure 7.80 Branch Instruction When Condition is Satisfied

2. When condition is not satisfied

If it is determined that conditions are not satisfied at the ID stage, the EX stage proceeds without doing anything. The next instruction also executes a fetch (figure 7.81).

	<b>↔</b>	<b>+</b> + :	Slot								
Instruction A	IF	ID	ΕX								
Next instruction		IF	ID	ΕX							
Third instruction			IF	ID	ΕX						
				IF	ID	ΕX					

Figure 7.81 Branch Instruction When Condition is Not Satisfied

Note: SH-2 always fetches instructions with a long word. Therefore, "1. When condition is satisfied", 2 instructions are overrun when fetched, if that address is at the boundary of the 4n address.

Unconditional Branch Instructions: Include the following instruction types:

- BRAlabel
- BRAF Rm (SH-2 CPU only)
- BSR label
- BSRF Rm (SH-2 CPU only)
- JMP @Rm
- JSR @Rm
- RTS

	<b>↔</b>	• :	Slot								
Instruction A	IF	ID	ΕX								
Delay slot		IF	_	ID	ΕX	MA	WB				
Branch destination				IF	ID	ΕX					
					IF	ID	ΕX				

Figure 7.82 Unconditional Branch Instruction Pipeline

**Operation:** The pipeline has three stages: IF, ID, and EX (figure 7.82). Unconditional branch instructions are delayed branch. The branch destination address is calculated in the EX stage. The instruction following the unconditional branch instruction (instruction A), that is, the delay slot instruction is fetched and not discarded as the conditional branch instructions are, but is then executed. Note that the ID slot of the delay slot instruction does stall for one cycle. The branch destination instruction starts its fetch from the slot after the slot that has the EX stage of instruction A.

## 7.7.6 System Control Instructions

System Control ALU Instructions: Include the following instruction types:

- CLRT
- LDC Rm, SR
- LDC Rm, GBR
- LDC Rm, VBR
- LDS Rm, PR
- NOP
- SETT
- STC SR, Rn
- STC GBR, Rn
- STC VBR, Rn
- STS PR, Rn

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	<b>↔</b>	<►	: Slot
Instruction A	IF	ID	ΕX							
Next instruction		IF	ID	ΕX						
Third instruction			IF	ID	ΕX					

Figure 7.83 System Control ALU Instruction Pipeline

**Operation:** The pipeline has three stages: IF, ID, and EX (figure 7.83). The data operation is completed in the EX stage via the ALU.

LDC.L Instructions: Include the following instruction types:

- LDC.L @Rm+, SR
- LDC.L @Rm+, GBR
- LDC.L @Rm+, VBR

	<b>↔</b>	<b>≁</b> ►	:	Slot							
Instruction A	IF	ID	ΕX	MA	ΕX						
Next instruction		IF	_	—	ID	ΕX					
Third instruction					IF	ID	ΕX				

Figure 7.84 LDC.L Instruction Pipeline

**Operation:** The pipeline has five stages: IF, ID, EX, MA, and EX (figure 7.84). The ID of the following instruction is stalled for two slots.

STC.L Instructions: Include the following instruction types:

- STC.L SR, @-Rn
- STC.L GBR, @-Rn
- STC.L VBR, @-Rn

	<►	<b>↔</b>	↔	: Slot						
Instruction A	IF	ID	ΕX	MA						
Next instruction		IF	_	ID	ΕX					
Third instruction				IF	ID	ΕX				

Figure 7.85 STC.L Instruction Pipeline

**Operation:** The pipeline has four stages: IF, ID, EX, and MA (figure 7.85). The ID of the next instruction is stalled for one slot.

LDS.L Instruction (PR): Includes the following instruction type:

• LDS.L @Rm+, PR

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<►	: Slot
Instruction A	IF	ID	ΕX	MA	WB					
Next instruction		IF	ID	ΕX						
Third instruction			IF	ID	ΕX					

Figure 7.86 LDS.L Instruction (PR) Pipeline

**Operation:** The pipeline has five stages: IF, ID, EX, MA, and WB (figure 7.86). It is the same as an ordinary load instruction.

STS.L Instruction (PR): Includes the following instruction type:

• STS.L PR, @-Rn

	<b>↔</b>	: S	lot								
Instruction A	IF	ID	ΕX	MA							
Next instruction		IF	ID	ΕX							
Third instruction			IF	ID	ΕX						

Figure 7.87 STS.L Instruction (PR) Pipeline

**Operation:** The pipeline has four stages: IF, ID, EX, and MA (figure 7.87). It is the same as an ordinary store instruction.

Register  $\rightarrow$  MAC Transfer Instructions: Include the following instruction types:

- CLRMAC
- LDS Rm, MACH
- LDS Rm, MACL

	<►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	↔	↔	<b>↔</b>	: Slo
Instruction A	IF	ID	ΕX	MA						
Next instruction		IF	ID	ΕX						
Third instruction			IF	ID	ΕX					

Figure 7.88 Register  $\rightarrow$  MAC Transfer Instruction Pipeline

**Operation:** The pipeline has four stages: IF, ID, EX, and MA (figure 7.88). The MA is a stage for accessing the multiplier. The MA contends with the IF. This makes it the same as ordinary store instructions. Since the multiplier contends with the MA, see the section for the SOP instruction, multiply instruction, and double precision multiply instruction.

 $Memory \rightarrow MAC$  Transfer Instructions: Include the following instruction types:

- LDS.L @Rm+, MACH
- LDS.L @Rm+, MACL

	<b>↔</b>	: Slot								
Instruction A	IF	ID	ΕX	MA						
Next instruction		IF	ID	ΕX						
Third instruction			IF	ID	ΕX					

Figure 7.89 Memory  $\rightarrow$  MAC Transfer Instruction Pipeline

**Operation:** The pipeline has four stages: IF, ID, EX, and MA (figure 7.89). The MA contends with the IF. The MA is a stage for memory access and multiplier access. This makes it the same as ordinary load instructions. Since the multiplier contends with the MA, see the section for the SOP instruction, multiply instruction, and double precision multiply instruction.

 $MAC \rightarrow Register \ Transfer \ Instructions:$  Include the following instruction types:

- STS MACH, Rn
- STS MACL, Rn

	<b>↔</b>	Slot								
Instruction A	IF	ID	ΕX	MA	WB					
Next instruction		IF	ID	ΕX						
Third instruction			IF	ID	ΕX					

Figure 7.90 MAC  $\rightarrow$  Register Transfer Instruction Pipeline

**Operation:** The pipeline has five stages: IF, ID, EX, MA, and WB (figure 7.90). The MA is a stage for accessing the multiplier. The MA contends with the IF. This makes it the same as ordinary load instructions. Since the multiplier contends with the MA, see the section for the SOP instruction, multiply instruction, and double precision multiply instruction.

 $MAC \rightarrow Memory \ Transfer \ Instructions:$  Include the following instruction types:

- STS.L MACH, @-Rn
- STS.L MACL, @-Rn

	<b>↔</b>	<b>↔</b>	<b>↔</b>	<►	↔	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	: Slot
Instruction A	IF	ID	ΕX	MA						
Next instruction		IF	ID	ΕX						
Third instruction			IF	ID	ΕX					

Figure 7.91 MAC  $\rightarrow$  Memory Transfer Instruction Pipeline

**Operation:** The pipeline has four stages: IF, ID, EX, and MA (figure 7.91). The MA is a stage for accessing the memory and the multiplier. The MA contends with IF. This makes it the same as ordinary store instructions. Since the multiplier contends with the MA, see the section for the SOP instruction, multiply instruction, and double precision multiply instruction.

**RTE Instruction:** Includes the following instruction type:

• RTE




Figure 7.92 RTE Instruction Pipeline

The pipeline has five stages: IF, ID, EX, MA, and MA (figure 7.92). The MAs contend with the IF. The RTE is a delayed branch instruction. The ID of the delay slot instruction is stalled for 3 slots. The IF of the branch destination instruction starts from the slot following the MA of the RTE.

**TRAP Instruction:** Includes the following instruction type:

• TRAPA #imm

	<►	<b>≁</b> ►	<b>↔</b>	<►	<►	<b>↔</b>	<b>∢</b> ► :	Slot						
TRAPA	IF	ID	ΕX	ΕX	MA	MA	MA	ΕX	ΕX					
Next instruction		IF												
Third instruction			IF											
Branch destination									IF	ID	ΕX			
										IF	ID	ΕX		

Figure 7.93 TRAP Instruction Pipeline

The pipeline has nine stages: IF, ID, EX, EX, MA, MA, MA, EX, and EX (figure 7.93). The MAs contend with the IF. The TRAP is not a delayed branch instruction. The two instructions after the TRAP instruction are fetched, but they are discarded without being executed. The IF of the branch destination instruction starts from the slot of the EX in the ninth stage of the TRAP instruction.

SLEEP Instruction: Includes the following instruction type:

• SLEEP




Figure 7.94 SLEEP Instruction Pipeline

**Operation:** The pipeline has three stages: IF, ID and EX (figure 7.94). It is issued until the IF of the next instruction. After the SLEEP instruction is executed, the CPU enters sleep mode or standby mode.

### 7.7.7 Exception Processing

Interrupt Exception Processing: Includes the following instruction type:

• Interrupt exception processing





Figure 7.95 Interrupt Exception Processing Pipeline

**Operation:** The interrupt is received during the ID stage of the instruction and everything after the ID stage is replaced by the interrupt exception processing sequence. The pipeline has ten stages: IF, ID, EX, EX, MA, MA, EX, MA, EX, and EX (figure 7.95). Interrupt exception processing is not a delayed branch. In interrupt exception processing, an overrun fetch (IF) occurs. In branch destination instructions, the IF starts from the slot that has the final EX in the interrupt exception processing.

Interrupt sources are external interrupt request pins such as NMI, user breaks, and on-chip peripheral module interrupts.

Address Error Exception Processing: Includes the following instruction type:

• Address error exception processing





**Operation:** The address error is received during the ID stage of the instruction and everything after the ID stage is replaced by the address error exception processing sequence. The pipeline has ten stages: IF, ID, EX, EX, MA, MA, EX, MA, EX, and EX (figure 7.96). Address error exception processing is not a delayed branch. In address error exception processing, an overrun fetch (IF) occurs. In branch destination instructions, the IF starts from the slot that has the final EX in the address error exception processing.

Address errors are caused by instruction fetches and by data reads or writes. For details of the error cause, refer to the appropriate hardware manual.

Illegal Instruction Exception Processing: Includes the following instruction type:

	<b>≁</b> ►	<b>≁</b> ►	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>≁</b> ►	<b>≁</b> ►	<b>↔</b>	<b>↔</b>	<b>↔</b>	<b>↔</b>	← : Slot
Illegal instruction	IF	ID	ΕX	ΕX	MA	MA	MA	ΕX	ΕX				
Next instruction		IF											
(Third instruction			IF)										
Branch destination									IF	ID	ΕX		
										IF	ID		

• Illegal instruction exception processing

Figure 7.97 Illegal Instruction Exception Processing Pipeline

**Operation:** The illegal instruction is received during the ID stage of the instruction and everything after the ID stage is replaced by the illegal instruction exception processing sequence. The pipeline has nine stages: IF, ID, EX, EX, MA, MA, MA, EX, and EX (figure 7.97). Illegal instruction exception processing is not a delayed branch. In illegal instruction exception processing, an overrun fetch (IF) occurs. Whether there is an IF only in the next instruction or in the one after that as well depends on the instruction that was to be executed.

In branch destination instructions, the IF starts from the slot that has the final EX in the illegal instruction exception processing.

Illegal instruction exception processing is caused by ordinary illegal instructions and by illegal slot instructions. When undefined code placed somewhere other than the slot directly after the delayed branch instruction (called the delay slot) is decoded, ordinary illegal instruction exception processing occurs. When undefined code placed in the delay slot is decoded or when an instruction placed in the delay slot to rewrite the program counter is decoded, an illegal slot instruction exception handling occurs.

# Appendix A Instruction Code

See "6. Instruction Descriptions" for details.

### A.1 Instruction Set by Addressing Mode

Table A.1 lists instruction codes and execution states by addressing modes.

				Ту	pes	
Addressing Mode	Category	Sample	Instruction	SH-2	SH-1	
No operand	_	NOP		8	8	
Direct register addressing	Destination operand only	MOVT	Rn	18	17	
	Source and destination operand	ADD	Rm,Rn	34	31	
	Load and store with control	LDC	Rm,SR	12	12	
	register or system register	STS	MACH, Rn			
Indirect register	Source operand only	JMP	@Rm	2	2	
addressing	Destination operand only	TAS.B	@Rn	1	1	
	Data transfer with direct register addressing	MOV.L	Rm,@Rn	6	e	
Post increment indirect register addressing	Multiply/accumulate operation	MAC.W	@Rm+,@Rn+	2	1	
	Data transfer from direct register addressing	MOV.L	@Rm+,Rn	3	3	
	Load to control register or system register	LDC.L	@Rm+,SR	6	6	
Pre decrement indirect register addressing	Data transfer from direct register addressing	MOV.L	Rm,@-Rn	3	3	
	Store from control register or system register	STC.L	SR,@-Rn	6	6	
Indirect register addressing with displacement	Data transfer with direct register addressing	MOV.L	Rm,@(disp,Rn)	6	6	
Indirect indexed register addressing	Data transfer with direct register addressing	MOV.L	Rm,@(R0,Rn)	6	6	
Indirect GBR addressing with displacement	Data transfer with direct register addressing	MOV.L	R,@(disp,GBR)	6	6	
Indirect indexed GBR addressing	Immediate data transfer	AND.B	<pre>#imm,@(R0,GBR)</pre>	4	2	
PC relative addressing with displacement	Data transfer to direct register addressing	MOV.L	@(disp,PC),Rn	3	3	
PC relative addressing with Rm	Branch instruction	BRAF	Rm	2	(	
PC relative addressing	Branch instruction	BRA	label	6	Z	
Immediate addressing	Arithmetic logical operations with direct register addressing	ADD	#imm,Rn	7	7	
	Specify exception processing vector	TRAPA	#imm	1	1	
			Total:	142	133	

# Table A.1 Instruction Set by Addressing Mode

# A.1.1 No Operand

### Table A.2 No Operand

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Instruction	Code	Operation	State	T Bit
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CLRT	000000000001000	$0 \rightarrow T$	1	0
NOP000000000000000000000000000000000	CLRMAC	000000000101000	$0 \rightarrow MACH$ , MACL	1	_
RTE00000000101011Delayed branch, Stack area $\rightarrow$ PC/SR4LSERTS00000000001011Delayed branch, PR $\rightarrow$ PC2SETT000000000011000 $1 \rightarrow T$ 11	DIV0U	000000000011001	0  ightarrow M/Q/T	1	0
$\rightarrow$ PC/SRRTS00000000001011Delayed branch, PR $\rightarrow$ PC2SETT0000000000110001 $\rightarrow$ T11	NOP	000000000001001	No operation	1	_
SETT         00000000011000 $1 \rightarrow T$ 1         1	RTE	000000000101011	· · · · ·	4	LSB
	RTS	000000000001011	Delayed branch, $PR \to PC$	2	
SLEEP 00000000011011 Sleep 3 —	SETT	000000000011000	$1 \rightarrow T$	1	1
	SLEEP	000000000011011	Sleep	3	

### A.1.2 Direct Register Addressing

Instruct	tion	Code	Operation	State	T Bit
CMP/PL	Rn	0100mnn00010101	Rn > 0, 1 $\rightarrow$ T	1	Comparison result
CMP/PZ	Rn	0100mnn00010001	$Rn \ge 0, 1 \rightarrow T$	1	Comparison result
DT	Rn*	0100mnn00010000	$\begin{array}{l} Rn-1 \rightarrow Rn \\ When \ Rn \ is \ 0, \ 1 \rightarrow T, \\ when \ Rn \ is \ nonzero, \\ 0 \rightarrow T \end{array}$	1	Comparison result
MOVT	Rn	0000mnnn00101001	$T \rightarrow Rn$	1	_
ROTL	Rn	0100mnn00000100	$T \gets Rn \gets MSB$	1	MSB
ROTR	Rn	0100mnn00000101	$LSB \rightarrow Rn \rightarrow T$	1	LSB
ROTCL	Rn	0100mnn00100100	$T \leftarrow Rn \leftarrow T$	1	MSB
ROTCR	Rn	0100mnn00100101	$T\toRn\toT$	1	LSB
SHAL	Rn	0100mnn00100000	$T \gets Rn \gets 0$	1	MSB
SHAR	Rn	0100mnn00100001	$MSB \to Rn \to T$	1	LSB
SHLL	Rn	0100mnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHLR	Rn	0100mnn00000001	$0 \to Rn \to T$	1	LSB
SHLL2	Rn	0100mnn00001000	$Rn << 2 \rightarrow Rn$	1	_
SHLR2	Rn	0100mnn00001001	$Rn >> 2 \rightarrow Rn$	1	_
SHLL8	Rn	0100mnn00011000	$Rn << 8 \rightarrow Rn$	1	_
SHLR8	Rn	0100mnn00011001	$Rn >> 8 \rightarrow Rn$	1	_
SHLL16	Rn	0100mnn00101000	$Rn << 16 \rightarrow Rn$	1	_
SHLR16	Rn	0100mnn00101001	$Rn >> 16 \rightarrow Rn$	1	_

### Table A.3 Destination Operand Only

Note: SH-2 CPU instruction

### Table A.4 Source and Destination Operand

Instru	ction	Code	Operation	State	T Bit
ADD	Rm,Rn	0011nnnnmmm1100	$Rn + Rm \rightarrow Rn$	1	_
ADDC	Rm,Rn	0011nnnnmmm1110	$\begin{array}{l} \text{Rn + Rm + T} \rightarrow \text{Rn,} \\ \text{carry} \rightarrow \text{T} \end{array}$	1	Carry
ADDV	Rm,Rn	0011nnnnmmm1111	$\begin{array}{l} Rn + Rm \to Rn, \\ overflow \ \to T \end{array}$	1	Overflow
AND	Rm,Rn	0010nnnmmmm1001	$Rn \& Rm \rightarrow Rn$	1	_

Instruction	Code	Operation	State	T Bit
CMP/EQ Rm,Rn	0011nnnnmmm0000	When Rn = Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/HS Rm,Rn	0011nnnnmmm0010	When unsigned and Rn $\ge$ Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/GE Rm,Rn	0011nnnnmmm0011	When signed and $Rn \ge Rm, 1 \rightarrow T$	1	Comparison result
CMP/HI Rm,Rn	0011nnnnmmm0110	When unsigned and Rn > Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/GT Rm,Rn	0011nnnnmmm0111	When signed and Rn > Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/STR Rm,Rn	0010nnnnmmm1100	When a byte in Rn equals bytes in Rm, 1 $\rightarrow$ T	1	Comparison result
DIV1 Rm,Rn	0011nnnnmmm0100	1-step division (Rn ÷ Rm)	1	Calculation result
DIVOS Rm,Rn	0010nnnnmmmm0111	$\begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q},  \text{MSB} \\ \text{of } \text{Rm} \rightarrow \text{M},  \text{M} \wedge \text{Q} \rightarrow \\ \text{T} \end{array}$	1	Calculation result
DMULS.L Rm,Rn* <sup>2</sup>	0011nnnnmmm1101	Signed, Rn $\times$ Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	_
DMULU.L Rm,Rn* <sup>2</sup>	0011nnnnmmm0101	Unsigned, $Rn \times Rm \rightarrow MACH$ , MACL	2 to 4* <sup>1</sup>	_
EXTS.B Rm,Rn	0110nnnnmmm1110	Sign – extends Rm from byte $\rightarrow$ Rn	1	_
EXTS.W Rm,Rn	0110nnnnmmm1111	Sign – extends Rm from word $\rightarrow$ Rn	1	_
EXTU.B Rm,Rn	0110nnnnmmm1100	Zero – extends Rm from byte $\rightarrow$ Rn	1	_
EXTU.W Rm,Rn	0110nnnnmmm1101	Zero – extends Rm from word $\rightarrow$ Rn	1	_
MOV Rm, Rn	0110nnnnmmmm0011	$Rm \rightarrow Rn$	1	
MUL.L Rm,Rn* <sup>2</sup>	0000nnnnmmm0111	$Rn \times Rm \to MACL$	2 to 4*1	_
MULS.W Rm,Rn	0010nnnnmmm1111	Signed, Rn $\times$ Rm $\rightarrow$ MAC	1 to 3* <sup>1</sup>	_
MULU.W Rm,Rn	0010nnnnmmm1110	Unsigned, $Rn \times Rm \rightarrow MAC$	1 to 3* <sup>1</sup>	
NEG Rm, Rn	0110nnnnmmmm1011	$0-\text{Rm}\rightarrow\text{Rn}$	1	_
NEGC Rm,Rn	0110nnnnmmm1010	$\begin{array}{l} 0-\text{Rm}-\text{T}\rightarrow\text{Rn},\\ \text{Borrow}\rightarrow\text{T} \end{array}$	1	Borrow

 Table A.4
 Source and Destination Operand (cont)

Notes: 1. The normal minimum number of execution states

2. SH-2 CPU instruction

Instruc	tion	Code	Operation	State	T Bit
NOT	Rm,Rn	0110nnnnmmmm0111	${\sim} Rm \to Rn$	1	_
OR	Rm,Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	_
SUB	Rm,Rn	0011nnnnmmm1000	$Rn - Rm \rightarrow Rn$	1	_
SUBC	Rm,Rn	0011nnnnmmm1010	$\begin{array}{l} Rn-Rm-T\toRn,\\ Borrow\toT \end{array}$	1	Borrow
SUBV	Rm,Rn	0011nnnnmmm1011	$\begin{array}{l} Rn-Rm\toRn,\\ Underflow\toT \end{array}$	1	Underflow
SWAP.I	3 Rm,Rn	01100000000000000000000000000000000000	$Rm \rightarrow Swap$ upper and lower halves of lower 2 bytes $\rightarrow Rn$	1	_
SWAP.W	∛ Rm,Rn	0110nnnnmmm1001	$Rm \rightarrow Swap \text{ upper and}$ lower word $\rightarrow Rn$	1	
TST	Rm,Rn	0010nnnnmmm1000	Rn & Rm, when result is 0, 1 $\rightarrow$ T	1	Test results
XOR	Rm,Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	_
XTRCT	Rm,Rn	0010nnnnmmm1101	Center 32 bits of Rm and Rn $\rightarrow$ Rn	1	_

 Table A.4
 Source and Destination Operand (cont)

# Table A.5 Load and Store with Control Register or System Register

Instru	ction	Code	Operation	State	T Bit
LDC	Rm,SR	0100mmmm00001110	$\text{Rm} \rightarrow \text{SR}$	1	LSB
LDC	Rm,GBR	0100mmmm00011110	$\text{Rm} \rightarrow \text{GBR}$	1	_
LDC	Rm,VBR	0100mmmm00101110	$\text{Rm} \rightarrow \text{VBR}$	1	
LDS	Rm,MACH	0100mmmm00001010	$\text{Rm} \rightarrow \text{MACH}$	1	_
LDS	Rm,MACL	0100mmmm00011010	$\text{Rm} \rightarrow \text{MACL}$	1	_
LDS	Rm, PR	0100mmmm00101010	$Rm \rightarrow PR$	1	
STC	SR , Rn	0000nnnn00000010	$SR\toRn$	1	_
STC	GBR,Rn	0000nnnn00010010	$\text{GBR} \to \text{Rn}$	1	_
STC	VBR,Rn	0000nnnn00100010	$VBR\toRn$	1	_
STS	MACH, Rn	0000nnnn00001010	$MACH \to Rn$	1	_
STS	MACL, Rn	0000nnnn00011010	$MACL\toRn$	1	_
STS	PR,Rn	0000nnnn00101010	$PR\toRn$	1	_

#### A.1.3 Indirect Register Addressing

Table A.	<b>Destination</b>	Operand	Only
----------	--------------------	---------	------

Instruc	ction	Code	Operation	State	T Bit
JMP	@Rm	0100mmmm00101011	Delayed branch, $\text{Rm} \rightarrow \text{PC}$	2	_
JSR	@Rm	0100mmmm00001011	Delayed branch, PC $\rightarrow$ PR, Rm $\rightarrow$ PC	2	_
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, 1 $\rightarrow$ T, 1 $\rightarrow$ MSB of (Rn)	4	Test results

#### Table A.7 Data Transfer with Direct Register Addressing

Instruc	tion	Code	Operation	State	T Bit
MOV.B	Rm,@Rn	0010nnnnmmm0000	$\text{Rm} \rightarrow (\text{Rn})$	1	_
MOV.W	Rm,@Rn	0010nnnnmmm0001	$\text{Rm} \rightarrow (\text{Rn})$	1	_
MOV.L	Rm,@Rn	0010nnnnmmm0010	$\text{Rm} \rightarrow (\text{Rn})$	1	_
MOV.B	@Rm,Rn	0110nnnnmmm0000	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn	1	_
MOV.W	@Rm,Rn	0110nnnnmmmm0001	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn	1	_
MOV.L	@Rm,Rn	0110nnnnmmm0010	$(Rm) \rightarrow Rn$	1	_

### A.1.4 Post Increment Indirect Register Addressing

### Table A.8 Multiply/Accumulate Operation

Instruc	tion	Code	Operation	State	T Bit
MAC.L	@Rm+,@Rn+* <sup>2</sup>	0000nnnnmmm1111	Signed, (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC	3/(2to 4)*1	_
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed, (Rn) × (Rm) + MAC $\rightarrow$ MAC	3/(2)*1	

Notes: 1. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions).

2. SH-2 CPU instruction

Instruction	Code	Operation	State	T Bit
MOV.B @Rm+,Rn	0110nnnnmmm0100	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn, Rm + 1 $\rightarrow$ Rm	1	_
MOV.W @Rm+,Rn	0110nnnnmmm0101	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn, Rm + 2 $\rightarrow$ Rm	1	_
MOV.L @Rm+,Rn	0110nnnnmmm0110	$(Rm) \to Rn,  Rm + 4 \to Rm$	1	_

 Table A.9
 Data Transfer from Direct Register Addressing

### Table A.10 Load to Control Register or System Register

Instruction		Code	Operation	State	T Bit
LDC.L	@Rm+,SR	0100mmmm00000111	(Rm) $\rightarrow$ SR, Rm + 4 $\rightarrow$ Rm	3	LSB
LDC.L	@Rm+,GBR	0100mmmm00010111	(Rm) $\rightarrow$ GBR, Rm + 4 $\rightarrow$ Rm	3	_
LDC.L	@Rm+,VBR	0100mmmm00100111	(Rm) $\rightarrow$ VBR, Rm + 4 $\rightarrow$ Rm	3	_
LDS.L	@Rm+,MACH	0100mmmm00000110	(Rm) $\rightarrow$ MACH, Rm + 4 $\rightarrow$ Rm	1	_
LDS.L	@Rm+,MACL	0100mmmm00010110	(Rm) $\rightarrow$ MACL, Rm + 4 $\rightarrow$ Rm	1	
LDS.L	@Rm+,PR	0100mmmm00100110	(Rm) $\rightarrow$ PR, Rm + 4 $\rightarrow$ Rm	1	—

### A.1.5 Pre Decrement Indirect Register Addressing

### Table A.11 Data Transfer from Direct Register Addressing

Instruction	Code	Operation	State	T Bit
MOV.B Rm,@-Rn	0010nnnnmmm0100	$\text{Rn-1} \rightarrow \text{Rn, Rm} \rightarrow (\text{Rn})$	1	_
MOV.W Rm,@-Rn	0010nnnnmmm0101	$\text{Rn-2}\rightarrow\text{Rn},\text{Rm}\rightarrow\text{(Rn)}$	1	_
MOV.L Rm,@-Rn	0010nnnnmmm0110	$\text{Rn-4} \rightarrow \text{Rn, Rm} \rightarrow \text{(Rn)}$	1	_

Instruction		Code	Operation	State	T Bit
STC.L	SR,@-Rn	0100nnnn00000011	$\text{Rn-4} \rightarrow \text{Rn, SR} \rightarrow (\text{Rn})$	2	_
STC.L	GBR,@-Rn	0100nnnn00010011	$\text{Rn-4} \rightarrow \text{Rn, GBR} \rightarrow (\text{Rn})$	2	_
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn-4 \rightarrow Rn, VBR \rightarrow (Rn)$	2	_
STS.L	MACH,@-Rn	0100nnnn00000010	$\text{Rn-4} \rightarrow \text{Rn, MACH} \rightarrow (\text{Rn})$	1	_
STS.L	MACL,@-Rn	0100nnnn00010010	$Rn-4 \rightarrow Rn, MACL \rightarrow (Rn)$	1	_
STS.L	PR,@-Rn	0100nnnn00100010	$Rn-4 \rightarrow Rn, PR \rightarrow (Rn)$	1	_

Table A.12 Store from Control Register or System Register

### A.1.6 Indirect Register Addressing with Displacement

Table A.13	Indirect	Register	Addressing	with	Displacement
	inan ccc	register	11441 Cooling		Displacement

Instruction		Code	Operation	State	T Bit
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	_
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow (\text{disp } \times 4 + \text{Rn})$	1	_
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	$\begin{array}{l} (\text{disp + Rm}) \rightarrow \text{sign} \\ \text{extension} \ \rightarrow \text{R0} \end{array}$	1	_
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	$\begin{array}{ll} (\text{disp} \ \times 2 + \text{Rm}) \rightarrow \\ \text{sign extension} \rightarrow \text{R0} \end{array}$	1	_
MOV.L	@(disp,Rm),Rn	0101nnnnmmmmdddd	(disp $\times$ 4 + Rm) $\rightarrow$ Rn	1	—

### A.1.7 Indirect Indexed Register Addressing

### Table A.14 Indirect Indexed Register Addressing

Instruction		Code	Operation	State	T Bit
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$\text{Rm} \rightarrow (\text{R0 + Rn})$	1	_
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$\text{Rm} \rightarrow (\text{R0 + Rn})$	1	_
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$\text{Rm} \rightarrow (\text{R0 + Rn})$	1	
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	_
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	_
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_

### A.1.8 Indirect GBR Addressing with Displacement

Instruction		Code	Operation	State	T Bit
MOV.B	R0,@(disp,GBR)	11000000ddddddd	$\text{R0} \rightarrow (\text{disp + GBR})$	1	_
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	_
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	
MOV.B	@(disp,GBR),R0	11000100ddddddd	$\begin{array}{l} (\text{disp + GBR}) \rightarrow \text{sign} \\ \text{extension} \rightarrow \text{R0} \end{array}$	1	
MOV.W	@(disp,GBR),R0	11000101ddddddd	$\begin{array}{ll} (\text{disp} \ \times \mbox{2 + GBR}) \rightarrow \\ \text{sign extension} \rightarrow \mbox{R0} \end{array}$	1	
MOV.L	@(disp,GBR),R0	11000110ddddddd	$\begin{array}{ll} (\text{disp} \ \times \textbf{4} + \text{GBR}) \rightarrow \\ \text{R0} \end{array}$	1	

### A.1.9 Indirect Indexed GBR Addressing

### Table A.16 Indirect Indexed GBR Addressing

Instruction		Code	Operation	State	T Bit
AND.B	<pre>#imm,@(R0,GBR)</pre>	11001101iiiiiii	(R0 + GBR) & imm $\rightarrow$ (R0 + GBR)	3	_
OR.B	#imm,@(R0,GBR)	11001111iiiiiii	$(R0 + GBR) \mid imm \rightarrow (R0 + GBR)$	3	_
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm, when result is 0, 1 $\rightarrow$ T	3	Test results
XOR.B	<pre>#imm,@(R0,GBR)</pre>	11001110iiiiiiii	(R0 + GBR) ^ imm $\rightarrow$ (R0 + GBR)	3	—

#### A.1.10 PC Relative Addressing with Displacement

### Table A.17 PC Relative Addressing with Displacement

Instruction		Code Operation		State	T Bit
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	$\begin{array}{ll} (\text{disp} \ \times \text{2 + PC}) \rightarrow \text{sign} \\ \text{extension} \ \rightarrow \text{Rn} \end{array}$	1	_
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	(disp $\times 4 + PC$ ) $\rightarrow Rn$	1	_
MOVA	@(disp,PC),R0	11000111ddddddd	disp $\times 4 + PC \rightarrow R0$	1	_

### A.1.11 PC Relative Addressing with Rm

### Table A.18 PC Relative Addressing with Rm

Instrue	ction	Code	Operation	State	T Bit
BRAF	Rm* <sup>2</sup>	0000mmmm00100011	Delayed branch, Rm + PC $\rightarrow$ PC	2	_
BSRF	Rm* <sup>2</sup>	0000mmmm00000011	Delayed branch, PC $\rightarrow$ PR, Rm + PC $\rightarrow$ PC	2	_

Notes: 2. SH-2 CPU instruction

### A.1.12 PC Relative Addressing

#### Table A.19 PC Relative Addressing

Instruc	tion	Code	Operation	State	T Bit
BF	label	10001011ddddddd	When T = 0, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 1, nop	3/1* <sup>3</sup>	_
BF/S	label* <sup>2</sup>	10001111ddddddd	When T = 0, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 1, nop	2/1* <sup>3</sup>	_
BT	label	10001001ddddddd	When T = 1, disp $\times$ 2+ PC $\rightarrow$ PC; When T = 0, nop	3/1* <sup>3</sup>	_
BT/S	label* <sup>2</sup>	10001101ddddddd	When T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 0, nop	2/1* <sup>3</sup>	_
BRA	label	1010ddddddddddd	Delayed branch, disp $\times$ 2 + PC $\rightarrow$ PC	2	_
BSR	label	1011ddddddddddd	Delayed branch, PC $\rightarrow$ PR, disp $\times$ 2 + PC $\rightarrow$ PC	2	_

Notes: 2. SH-2 CPU instruction

3. One state when it does not branch

### A.1.13 Immediate

Instruc	ction	Code	Operation	State	T Bit
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_
AND	#imm,R0	11001001iiiiiii	R0 & imm $\rightarrow$ R0	1	_
CMP/EQ	2 #imm,RO	10001000iiiiiiii	When R0 = imm, 1 $\rightarrow$ T	1	Compariso n result
MOV	#imm,Rn	1110nnnniiiiiiii	imm $\rightarrow$ sign extension $\rightarrow$ Rn	1	_
OR	#imm,R0	11001011iiiiiii	$R0 \mid imm \rightarrow R0$	1	_
TST	#imm,R0	11001000iiiiiiii	R0 & imm, when result is 0, $1 \rightarrow T$	1	Test results
XOR	#imm,R0	11001010iiiiiiii	$R0 \wedge imm \rightarrow R0$	1	_

Table A.20 Arithmetic Logical Operation with Direct Register Addressing

### Table A.21 Specify Exception Processing Vector

Instruction	Code	Operation	State	T Bit
TRAPA #imm	11000011iiiiiiii	$\text{PC/SR} \rightarrow \text{Stack}$ area, (imm $\times4$ + VBR) $\rightarrow\text{PC}$	8	—

### A.2 Instruction Sets by Instruction Format

Tables A.22 to A.48 list instruction codes and execution states by instruction formats.

				Ту	pes
Format	Category	Sample	Instruction	SH-2	SH-1
0	_	NOP		8	8
n	Direct register addressing	MOVT	Rn	18	17
	Direct register addressing (store with control or system registers)	STS	MACH, Rn	6	6
	Indirect register addressing	TAS.B	@Rn	1	1
	Pre decrement indirect register addressing	STC.L	SR,@-Rn	6	6
m	Direct register addressing (load with control or system registers)	LDC	Rm, SR	6	6
	PC relative addressing with Rn	BRAF	Rm	2	0
	Direct register addressing	JMP	@Rm	2	2
	Post increment indirect register addressing	LDC.L	@Rm+,SR	6	6
nm	Direct register addressing	ADD	Rm,Rn	34	31
	Indirect register addressing	MOV.L	Rm,@Rn	6	6
	Post increment indirect register addressing (multiply/accumulate operation)	MAC.W	@Rm+,@Rn+	2	
	Post increment indirect register addressing	MOV.L	@Rm+,Rn	3	3
	Pre decrement indirect register addressing	MOV.L	Rm,@-Rn	3	3
	Indirect indexed register addressing	MOV.L	Rm,@(R0,Rn)	6	6
md	Indirect register addressing with displacement	MOV.B	@(disp,Rm),R0	2	2
nd4	Indirect register addressing with displacement	MOV.B	R0,@(disp,Rn)	2	2
nmd	Indirect register addressing with displacement	MOV.L	Rm,@(disp,Rn)	2	2
d	Indirect GBR addressing with displacement	MOV.L	R0,@(disp,GBR)	6	6
	Indirect PC addressing with displacement	MOVA	@(disp,PC),R0	1	
	PC relative addressing	BF	label	4	2
d12	PC relative addressing	BRA	label	2	2
nd8	PC relative addressing with displacement	MOV.L	@(disp,PC),Rn	2	2
i	Indirect indexed GBR addressing	AND.B	<pre>#imm,@(R0,GBR)</pre>	4	4
	Immediate addressing (arithmetic and logical operations with direct register)	AND	#imm,R0	5	ł
	Immediate addressing (specify exception processing vector)	TRAPA	#imm	1	
ni	Immediate addressing (direct register arithmetic operations and data transfers )	ADD	#imm,Rn	2	
			Total:	142	13

# Table A.22 Instruction Sets by Format

#### A.2.1 0 Format

### Table A.23 0 Format

Instruction	Code	Operation	State	T Bit
CLRT	000000000001000	$0 \rightarrow T$	1	0
CLRMAC	000000000101000	$0 \rightarrow MACH, MACL$	1	
DIV0U	000000000011001	0  ightarrow M/Q/T	1	0
NOP	0000000000001001	No operation	1	
RTE	000000000101011	Delayed branching, stack area $\rightarrow$ PC/SR	4	LSB
RTS	000000000001011	Delayed branching, PR $\rightarrow$ PC	2	
SETT	000000000011000	$1 \rightarrow T$	1	1
SLEEP	000000000011011	Sleep	3* <sup>4</sup>	_

Notes: 4. This is the number of states until a transition is made to the Sleep state.

### A.2.2 n Format

Instruc	tion	Code	Operation	State	T Bit
CMP/PL	Rn	0100nnnn00010101	Rn > 0, 1 $\rightarrow$ T	1	Comparison result
CMP/PZ	Rn	0100nnnn00010001	Rn ≥ 0, 1 → T	1	Comparison result
DT	Rn* <sup>2</sup>	0100nnnn00010000	$\begin{array}{l} \text{Rn} \text{-} 1 \rightarrow \text{Rn};\\ \text{If } \text{Rn} \text{ is } 0, 1 \rightarrow \text{T}, \text{ if } \text{Rn}\\ \text{is nonzero, } 0 \rightarrow \text{T} \end{array}$	1	Comparison result
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	_
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$LSB \rightarrow Rn \rightarrow T$	1	LSB
ROTCL	Rn	0100nnnn00100100	$T \leftarrow Rn \leftarrow T$	1	MSB
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB
SHLL	Rn	0100nnnn00000000	$T \gets Rn \gets 0$	1	MSB
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1	LSB
SHLL2	Rn	0100nnnn00001000	$Rn << 2 \rightarrow Rn$	1	_
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_
SHLL8	Rn	0100nnnn00011000	$Rn << 8 \rightarrow Rn$	1	_
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	
SHLL16	Rn	0100nnnn00101000	$Rn << 16 \rightarrow Rn$	1	_
SHLR16	Rn	0100nnnn00101001	$Rn \!$	1	_

### Table A.24 Direct Register Addressing

Notes: 2. SH-2 CPU instruction.

# Table A.25 Direct Register Addressing (Store with Control and System Registers)

Instru	ction	Code	Operation	State	T Bit
STC	SR , Rn	0000nnnn00000010	$\text{SR} \rightarrow \text{Rn}$	1	_
STC	GBR, Rn	0000nnnn00010010	$\text{GBR} \to \text{Rn}$	1	_
STC	VBR, Rn	0000nnnn00100010	$VBR\toRn$	1	_
STS	MACH, Rn	0000nnnn00001010	$MACH \to Rn$	1	_
STS	MACL, Rn	0000nnnn00011010	$MACL\toRn$	1	_
STS	PR,Rn	0000nnnn00101010	$PR\toRn$	1	_

# Table A.26 Indirect Register Addressing

Instruc	tion	Code	Operation	State	T Bit
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, 1 $\rightarrow$ T, 1 $\rightarrow$ MSB of (Rn)	4	Test results

### Table A.27 Pre Decrement Indirect Register

Instruc	tion	Code	Operation	State	T Bit
STC.L	SR,@-Rn	0100nnnn00000011	$\text{Rn-4} \rightarrow \text{Rn, SR} \rightarrow (\text{Rn})$	2	_
STC.L	GBR,@-Rn	0100nnnn00010011	$\text{Rn-4} \rightarrow \text{Rn, GBR} \rightarrow (\text{Rn})$	2	_
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn-4 \rightarrow Rn, VBR \rightarrow (Rn)$	2	_
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn-4 \rightarrow Rn, MACH \rightarrow (Rn)$	1	_
STS.L	MACL,@-Rn	0100nnnn00010010	$Rn-4 \rightarrow Rn, MACL \rightarrow (Rn)$	1	_
STS.L	PR,@-Rn	0100nnnn00100010	$Rn-4 \rightarrow Rn, PR \rightarrow (Rn)$	1	_

### A.2.3 m Format

Table A.28 Direct Register	Addressing (Load wi	th Control and System	<b>Registers</b> )

Instru	ction	Code	Operation	State	T Bit
LDC	Rm,SR	0100mmmm00001110	$\text{Rm} \rightarrow \text{SR}$	1	LSB
LDC	Rm,GBR	0100mmmm00011110	$Rm\toGBR$	1	
LDC	Rm,VBR	0100mmmm00101110	$\text{Rm} \rightarrow \text{VBR}$	1	—
LDS	Rm,MACH	0100mmmm00001010	$\text{Rm} \rightarrow \text{MACH}$	1	—
LDS	Rm,MACL	0100mmmm00011010	$\text{Rm} \rightarrow \text{MACL}$	1	—
LDS	Rm, PR	0100mmmm00101010	$\text{Rm} \rightarrow \text{PR}$	1	_

# Table A.29 Indirect Register

Instruction		Code	Operation	State	T Bit
JMP	@Rm	0100mmmm00101011	Delayed branch, $\text{Rm} \rightarrow \text{PC}$	2	_
JSR	@Rm	0100mmmm00001011	Delayed branch, PC $\rightarrow$ PR, Rm $\rightarrow$ PC	2	_

### Table A.30 Post Increment Indirect Register

Instruction		Code	Operation	State	T Bit
LDC.L	@Rm+,SR	0100mmmm00000111	(Rm) $\rightarrow$ SR, Rm + 4 $\rightarrow$ Rm	3	LSB
LDC.L	@Rm+,GBR	0100mmmm00010111	(Rm) $\rightarrow$ GBR, Rm + 4 $\rightarrow$ Rm	3	—
LDC.L	@Rm+,VBR	0100mmmm00100111	(Rm) $\rightarrow$ VBR, Rm + 4 $\rightarrow$ Rm	3	_
LDS.L		0100mmmm00000110	(Rm) $\rightarrow$ MACH, Rm + 4 $\rightarrow$ Rm	1	_
Н	@Rm+,MAC				
LDS.L		0100mmmm00010110	(Rm) $\rightarrow$ MACL, Rm + 4 $\rightarrow$ Rm	1	_
L	@Rm+,MAC				
LDS.L	@Rm+,PR	0100mmmm00100110	(Rm) $\rightarrow$ PR, Rm + 4 $\rightarrow$ Rm	1	_

Instru	ction	Code	Operation	State	T Bit
BRAF	Rm* <sup>2</sup>	0000mmmm00100011	Delayed branch, Rm + PC $\rightarrow$ PC	2	_
BSRF	Rm* <sup>2</sup>	0000mmmm00000011	Delayed branch, PC $\rightarrow$ PR, Rm + PC $\rightarrow$ PC	2	_

# Table A.31 PC Relative Addressing with Rm

Notes: 2. SH-2 CPU instruction

### A.2.4 nm Format

### Table A.32 Direct Register Addressing

Instruc	tion	Code	Operation	State	T Bit
ADD	Rm,Rn	0011nnnnmmm1100	$\text{Rn} + \text{Rm} \rightarrow \text{Rn}$	1	_
ADDC	Rm,Rn	0011nnnnmmm1110	$\begin{array}{l} Rn + Rm + T \rightarrow Rn,  carry \\ \rightarrow T \end{array}$	1	Carry
ADDV	Rm,Rn	0011nnnnmmm1111	$\begin{array}{l} \text{Rn + Rm} \rightarrow \text{Rn, overflow} \\ \rightarrow \text{T} \end{array}$	1	Overflow
AND	Rm,Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	
CMP/EQ	Rm,Rn	0011nnnnmmm00000	When Rn = Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/HS	Rm,Rn	0011nnnnmmm0010	When unsigned and Rn $\geq$ Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/GE	Rm,Rn	0011nnnnmmm0011	When signed and $Rn \ge Rm, 1 \rightarrow T$	1	Comparison result
CMP/HI	Rm,Rn	0011nnnnmmm0110	When unsigned and Rn > Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/GT	Rm,Rn	0011nnnnmmm0111	When signed and Rn > Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/ST	R Rm,Rn	0010nnnnmmm1100	When a byte in Rn equals a byte in Rm, $1 \rightarrow T$	1	Comparison result
DIV1	Rm,Rn	0011nnnnmmm0100	1-step division (Rn ÷ Rm)	1	Calculation result
DIV0S	Rm,Rn	0010nnnmmmm0111	$\begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q}, \ \text{MSB of} \\ \text{Rm} \rightarrow \text{M}, \ \text{M} \wedge \text{Q} \rightarrow \text{T} \end{array}$	1	Calculation result
DMULS.	L Rm,Rn* <sup>2</sup>	0011nnnnmmm1101	Signed, Rn x Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	
DMULU.	L Rm,Rn* <sup>2</sup>	0011nnnnmmm0101	Unsigned, Rn x Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	
EXTS.B	Rm,Rn	0110nnnnmmm1110	Sign-extends Rm from byte $\rightarrow$ Rn	1	
EXTS.W	Rm,Rn	0110nnnnmmm1111	Sign-extends Rm from word $\rightarrow$ Rn	1	_
EXTU.B	Rm,Rn	0110nnnnmmm1100	Zero-extends Rm from byte $\rightarrow$ Rn	1	_
EXTU.W	Rm,Rn	0110nnnnmmm1101	Zero-extends Rm from word $\rightarrow$ Rn	1	_
MOV	Rm,Rn	0110nnnnmmmm0011	$Rm \rightarrow Rn$	1	_

Notes: 1. The normal minimum number of execution states

2. SH-2 CPU instruction

Instruct	tion	Code	Operation	State	T Bit
MUL.L	Rm,Rn* <sup>2</sup>	0000nnnnmmm0111	$\text{Rn} \times \text{Rm} \to \text{MACL}$	2 to 4*1	_
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed, $Rn \times Rm \rightarrow MAC$	1 to 3* <sup>1</sup>	
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned, $Rn \times Rm \rightarrow MAC$	1 to 3* <sup>1</sup>	_
NEG	Rm,Rn	0110nnnnmmm1011	$0-Rm \rightarrow Rn$	1	
NEGC	Rm,Rn	0110nnnnmmm1010	$\begin{array}{l} 0-Rm-T \rightarrow Rn, \ borrow \\ \rightarrow T \end{array}$	1	Borrow
NOT	Rm,Rn	0110nnnnmmmm0111	~Rm → Rn	1	
OR	Rm,Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	
SUB	Rm,Rn	0011nnnnmmm1000	$Rn-Rm \to Rn$	1	
SUBC	Rm,Rn	0011nnnnmmm1010	$\begin{array}{l} Rn-Rm-T \rightarrow Rn, \\ borrow \rightarrow T \end{array}$	1	Borrow
SUBV	Rm,Rn	0011nnnnmmm1011	$\begin{array}{l} Rn-Rm\toRn, \text{ underflow} \\ \to T \end{array}$	1	Underflow
SWAP.B	Rm,Rn	0110nnnnmmm1000	$Rm \rightarrow Swap \text{ upper and}$ lower halves of lower 2 bytes $\rightarrow Rn$	1	_
SWAP.W	Rm,Rn	0110nnnnmmm1001	$Rm \rightarrow Swap \text{ upper and}$ lower word $\rightarrow Rn$	1	_
TST	Rm,Rn	0010nnnnmmm1000	Rn & Rm, when result is 0, 1 $\rightarrow$ T	1	Test results
XOR	Rm,Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	
XTRCT	Rm,Rn	0010nnnnmmm1101	Center 32 bits of Rm and Rn $\rightarrow$ Rn	1	

Table A.32	Direct	Register	Addressing	(cont)

Notes: 1. The normal minimum number of execution cycles.

2. SH-2 CPU instructions

Instruction		Code	Operation	State	T Bit
MOV.B	Rm,@Rn	0010nnnnmmm0000	$\text{Rm} \rightarrow (\text{Rn})$	1	
MOV.W	Rm,@Rn	0010nnnnmmm0001	$Rm \rightarrow (Rn)$	1	_
MOV.L	Rm,@Rn	0010nnnnmmm0010	$Rm \to (Rn)$	1	_
MOV.B	@Rm,Rn	0110nnnnmmm0000	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn	1	_
MOV.W	@Rm,Rn	0110nnnnmmmm0001	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn	1	_
MOV.L	@Rm,Rn	0110nnnnmmm0010	$(Rm) \rightarrow Rn$	1	

Table A.33 Indirect Register Addressing

### Table A.34 Post Increment Indirect Register (Multiply/Accumulate Operation)

Instruc	tion	Code	Operation	State	T Bit
MAC.L	@Rm+,@Rn+* <sup>2</sup>	0000nnnnmmm1111	Signed, (Rn) × (Rm) + MAC $\rightarrow$ MAC	3/(2 to 4)* <sup>1</sup>	_
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed, (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC	3/(2)*1	_

Notes: 1. The normal minimum number of execution cycles.(The number in parentheses in the number of cycles when there is contention with preceding/following instructions).

2. SH-2 CPU instruction.

#### Table A.35 Post Increment Indirect Register

Instruction	Code	Operation	State	T Bit
MOV.B @Rm+,Rn	0110nnnnmmm0100	(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn, Rm + 1 $\rightarrow$ Rm	1	_
MOV.W @Rm+,Rn	0110nnnnmmmm0101	$(\text{Rm}) \rightarrow \text{sign extension} \rightarrow \\ \text{Rn, Rm + 2} \rightarrow \text{Rm}$	1	—
MOV.L @Rm+,Rn	0110nnnnmmm0110	$(Rm) \to Rn,  Rm + 4 \to Rm$	1	_

### Table A.36 Pre Decrement Indirect Register

Instruc	tion	Code	Operation	State	T Bit
MOV.B	Rm,@-Rn	0010nnnmmmm0100	$\text{Rn-1} \rightarrow \text{Rn}, \text{Rm} \rightarrow (\text{Rn})$	1	_
MOV.W	Rm,@−Rn	0010nnnnmmm0101	$Rn - 2 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_
MOV.L	Rm,@-Rn	0010nnnnmmm0110	$\text{Rn-4}\rightarrow\text{Rn},\text{Rm}\rightarrow\text{(Rn)}$	1	_

Instruction		Code	Operation	Cycles	T Bit
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$\text{Rm} \rightarrow (\text{R0 + Rn})$	1	_
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$Rm \rightarrow (R0 + Rn)$	1	_
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$Rm \rightarrow (R0 + Rn)$	1	
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	—
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	—
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	

### Table A.37 Indirect Indexed Register

### A.2.5 md Format

### Table A.38 md Format

Instruction		Code	Operation	State	T Bit
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	$\begin{array}{l} (\text{disp + Rm}) \rightarrow \text{sign} \\ \text{extension} \ \rightarrow \text{R0} \end{array}$	1	_
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	$(disp \times 2 + Rm) \rightarrow sign extension \rightarrow R0$	1	

### A.2.6 nd4 Format

### Table A.39 nd4 Format

Instruction		Code	Operation	State	T Bit
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	_
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2+ Rn)$	1	_

### A.2.7 nmd Format

#### Table A.40 nmd Format

Instruction		Code Operation		State	T Bit
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow (\text{disp} \times 4 + \text{Rn})$	1	_
MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	$(\text{disp}\times\text{4+ Rm})\rightarrow\text{Rn}$	1	_

### A.2.8 d Format

### Table A.41 Indirect GBR with Displacement

Instruction		Code	Operation	State	T Bit
MOV.B	R0,@(disp,GBR)	11000000ddddddd d	$\text{R0} \rightarrow (\text{disp + GBR})$	1	_
MOV.W	R0,@(disp,GBR)	11000001dddddd d	$R0 \rightarrow (disp \times 2 + GBR)$	1	_
MOV.L	R0,@(disp,GBR)	11000010dddddd d	$R0 \rightarrow (disp \times 4 + GBR)$	1	_
MOV.B	@(disp,GBR),R0	11000100dddddd d	$\begin{array}{l} (\text{disp + GBR}) \rightarrow \text{sign} \\ \text{extension} \rightarrow \text{R0} \end{array}$	1	_
MOV.W	@(disp,GBR),R0	11000101dddddd d	$\begin{array}{l} (\text{disp} \times 2 + \text{GBR}) \rightarrow \\ \text{sign extension} \rightarrow \text{R0} \end{array}$	1	_
MOV.L	@(disp,GBR),R0	11000110dddddd d	$\begin{array}{l} (disp \times 4 + GBR) \rightarrow \\ R0 \end{array}$	1	_

### Table A.42 PC Relative with Displacement

Instruction		Code Operation		State	T Bit
MOVA	@(disp,PC),R0	11000111ddddddd	$\text{disp} \times \text{4 + PC} \rightarrow \text{R0}$	1	_

# Table A.43 PC Relative Addressing

Instruc	ction	Code	Operation	State	T Bit
BF	label	10001011ddddddd	When T = 0, disp $\times 2 + PC \rightarrow PC$ ; When T = 1, nop	3/1* <sup>3</sup>	_
BF/S		10001111ddddddd	When $T = 0$ , disp $\times 2 + PC \rightarrow PC$ ;	2/1* <sup>3</sup>	_
*2	label		When $T = 1$ , nop		
BT	label	10001001ddddddd	When T = 1, disp $\times 2 + PC \rightarrow PC$ ; When T = 0, nop	3/1* <sup>3</sup>	_
BT/S		10001101ddddddd	When T = 1, disp $\times 2 + PC \rightarrow PC$ ;	2/1* <sup>3</sup>	_
<b>*</b> 2	label		When $T = 0$ , nop		

Notes: 2. SH-2 CPU instruction

3. One state when it does not branch

### A.2.9 d12 Format

### Table A.44d12Format

Instruction		Code Operation		State	T Bit
BRA		1010ddddddddddd	Delayed branch, disp $\times$ 2+ PC $\rightarrow$ PC	2	_
	labe				
1					
BSR		1011dddddddddddd	Delayed branching, PC $\rightarrow$ PR, disp $\times$	2	
	labe		$2 + PC \rightarrow PC$		
1					

### A.2.10 nd8 Format

### Table A.45 nd8 Format

Instruction		Code	Operation	State	
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	(disp $\times$ 2 + PC) $\rightarrow$ sign extension $\rightarrow$ Rn	1	_
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	$(\text{disp} \times \textbf{4} + \text{PC}) \rightarrow \text{Rn}$	1	—

### A.2.11 i Format

### Table A.46 Indirect Indexed GBR Addressing

Instruction		Code	Operation	State	T Bit
AND.B	<pre>#imm,@(R0,GBR)</pre>	11001101iiiiiii	(R0 + GBR) & imm $\rightarrow$ (R0 + GBR)	3	_
OR.B	<pre>#imm,@(R0,GBR)</pre>	11001111iiiiiii	$(R0 + GBR) \mid imm \rightarrow (R0 + GBR)$	3	_
TST.B	<pre>#imm,@(R0,GBR)</pre>	11001100iiiiiiii	(R0 + GBR) & imm, when result is 0, $1 \rightarrow T$	3	Test results
XOR.B	<pre>#imm,@(R0,GBR)</pre>	11001110iiiiiiii	$(R0 + GBR) \wedge imm \rightarrow$ (R0 + GBR)	3	—

Instruction C		Code	Operation	State	T Bit
AND	#imm,R0	11001001iiiiiii	R0 & imm $\rightarrow$ R0	1	—
CMP/EÇ	9 #imm,RO	10001000iiiiiiii	When R0 = imm, 1 $\rightarrow$ T	1	Comparison results
OR	#imm,R0	11001011iiiiiii	$R0 \mid imm \rightarrow R0$	1	
TST	#imm,R0	11001000iiiiiiii	R0 & imm, when result is 0, 1 $\rightarrow$ T	1	Test results
XOR	#imm,R0	11001010iiiiiii	$R0 \wedge imm \rightarrow R0$	1	

 Table A.47 Immediate Addressing (Arithmetic Logical Operation with Direct Register)

### Table A.48 Immediate Addressing (Specify Exception Processing Vector)

Instruc	tion	Code	Operation	State	T Bit
TRAPA	#imm	11000011iiiiiiii	PC/SR $\rightarrow$ Stack area, (imm × 4 + VBR) $\rightarrow$ PC	8	_

### A.2.12 ni Format

### Table A.49 ni Format

Instruction		Code	Operation	State	T Bit
ADD		0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_
	#imm,R				
n					
MOV		1110nnnniiiiiiii	imm $\rightarrow$ sign extension $\rightarrow$ Rn	1	_
	#imm,R				
n					

# A.3 Instruction Set in Order by Instruction Code

Table A.50 lists instruction codes and execution states in order by instruction code.

Instruction	Code	Operation	State	T Bit
CLRT	0000000000001000	$0 \rightarrow T$	1	0
NOP	0000000000001001	No operation	1	—
RTS	0000000000001011	Delayed branch, PR $\rightarrow$ PC	2	
SETT	000000000011000	$1 \rightarrow T$	1	1
DIVOU	000000000011001	0  ightarrow M/Q/T	1	0

SLEEP					
		000000000011011	Sleep	3	
CLRMAC		000000000101000	$0 \rightarrow MACH,  MACL$	1	
RTE		0000000000101011	Delayed branch, stack area $\rightarrow$ PC/SR	4	LSB
STC	SR , Rn	0000nnnn00000010	$SR\toRn$	1	
BSRF	Rm* <sup>2</sup>	0000mmmm00000011	Delayed branch, PC $\rightarrow$ PR, Rm + PC $\rightarrow$ PC	2	—
STS	MACH, Rn	0000nnnn00001010	$MACH \to Rn$	1	
STC	GBR,Rn	0000nnnn00010010	$\text{GBR} \rightarrow \text{Rn}$	1	
STS	MACL, Rn	0000nnnn00011010	$MACL\toRn$	1	
STC	VBR,Rn	0000nnnn00100010	$VBR\toRn$	1	_
BRAF	Rm* <sup>2</sup>	0000mmmm00100011	Delayed branch, Rm + PC $\rightarrow$ PC	2	—
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	
STS	PR,Rn	0000nnnn00101010	$PR\toRn$	1	
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$Rm \rightarrow (R0 + Rn)$	1	
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$Rm \rightarrow (R0 + Rn)$	1	
MUL.L	Rm,Rn* <sup>2</sup>	0000nnnnmmm0111	$RnxRm\toMACL$	2 (to 4)* <sup>1</sup>	—
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	—
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	—
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_
MAC.L	@Rm+,@Rn+* <sup>2</sup>	0000nnnnmmm1111	Signed, (Rn) x (Rm) + MAC $\rightarrow$ MAC	3/ (2 to 4)* <sup>1</sup>	—
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow (\text{disp} \times 4 + \text{Rn})$	1	
MOV.B	Rm,@Rn	0010nnnmmmm0000	$Rm \rightarrow (Rn)$	1	
MOV.W	Rm,@Rn	0010nnnnmmm0001	$\text{Rm} \rightarrow (\text{Rn})$	1	_

Table A.50 Instruction Set by Instruction Code (cont)

Notes: 1. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions)

2. SH-2 CPU instruction

Instruct	tion	Code	Operation	State	T Bit
MOV.L	Rm,@Rn	0010nnnnmmm0010	$\text{Rm} \rightarrow (\text{Rn})$	1	_
MOV.B	Rm,@-Rn	0010nnnmmmm0100	$\begin{array}{l} Rn-1 \rightarrow Rn, Rm \rightarrow \\ (Rn) \end{array}$	1	_
MOV.W	Rm,@−Rn	0010nnnmmmm0101	$\begin{array}{l} Rn-2 \rightarrow Rn, Rm \rightarrow \\ (Rn) \end{array}$	1	_
MOV.L	Rm,@−Rn	0010nnnmmmm0110	$\begin{array}{l} Rn-4 \rightarrow Rn, Rm \rightarrow \\ (Rn) \end{array}$	1	_
DIVOS	Rm,Rn	0010nnnmmmm0111	$ \begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q}, \\ \text{MSB of } \text{Rm} \rightarrow \text{M}, \text{M} \land \\ \text{Q} \rightarrow \text{T} \end{array} $	1	Calculation result
TST	Rm,Rn	0010nnnmmmm1000	Rn & Rm, when result is 0, 1 $\rightarrow$ T	1	Test results
AND	Rm,Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	_
XOR	Rm,Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	_
OR	Rm,Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	
CMP/ST1	R Rm,Rn	0010nnnmmmm1100	When a byte in Rn equals a byte in Rm, 1 $\rightarrow$ T	1	Comparison result
XTRCT	Rm,Rn	0010nnnmmmm1101	Center 32 bits of Rm and $Rn \rightarrow Rn$	1	_
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned, $Rn \times Rm \rightarrow MAC$	1 to 3* <sup>1</sup>	_
MULS.W	Rm,Rn	0010nnnmmmm1111	Signed, Rn $\times$ Rm $\rightarrow$ MAC	1 to 3* <sup>1</sup>	
CMP/EQ	Rm,Rn	0011nnnnmmm00000	When Rn = Rm, $1 \rightarrow T$	1	Comparison result
CMP/HS	Rm,Rn	0011nnnnmmm0010	When unsigned and $Rn \ge Rm, 1 \rightarrow T$	1	Comparison result
CMP/GE	Rm,Rn	0011nnnnmmm0011	When signed and Rn $\geq$ Rm, 1 $\rightarrow$ T	1	Comparison result
DIV1	Rm,Rn	0011nnnnmmm0100	1-step division (Rn ÷ Rm)	1	Calculation result
DMULU.	L Rm,Rn* <sup>2</sup>	0011nnnnmmm0101	Unsigned, Rn x Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	_

Notes: 1. The normal minimum number of execution states

2. SH-2 CPU instruction

Instruc	ction	Code	Operation	State	T Bit
CMP/H1	[ Rm,Rn	0011nnnnmmm0110	When unsigned and Rn > Rm, 1 $\rightarrow$ T	1	Comparison result
CMP/G1	[ Rm,Rn	0011nnnnmmmm0111	When signed and Rn > Rm, 1 $\rightarrow$ T	1	Comparison result
SUB	Rm,Rn	0011nnnnmmm1000	$Rn-Rm \rightarrow Rn$	1	_
SUBC	Rm,Rn	0011nnnnmmm1010	$\begin{array}{l} \text{Rn}-\text{Rm}-\text{T} \rightarrow \\ \text{Rn, borrow} \rightarrow \text{T} \end{array}$	1	Borrow
SUBV	Rm,Rn	0011nnnnmmm1011	$Rn - Rm \rightarrow Rn$ , underflow $\rightarrow T$	1	Underflow
ADD	Rm,Rn	0011nnnnmmm1100	$Rm + Rn \to Rn$	1	_
DMULS.	.L Rm,Rn* <sup>2</sup>	0011nnnnmmm1101	Signed, Rn x Rm $\rightarrow$ MACH, MACL	2 to 4* <sup>1</sup>	_
ADDC	Rm,Rn	0011nnnnmmm1110	$\begin{array}{l} \text{Rn} + \text{Rm} + \text{T} \rightarrow \\ \text{Rn, carry} \rightarrow \text{T} \end{array}$	1	Carry
ADDV	Rm,Rn	0011nnnnmmm1111	$\begin{array}{l} Rn + Rm \to Rn, \\ overflow \ \to T \end{array}$	1	Overflow
SHLL	Rn	0100nnnn00000000	$T \gets Rn \gets 0$	1	MSB
SHLR	Rn	0100nnnn00000001	$0 \rightarrow Rn \rightarrow T$	1	LSB
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn - 4 \rightarrow Rn$ , MACH $\rightarrow$ (Rn)	1	_
STC.L	SR,@-Rn	0100nnnn00000011	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$	2	_
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$\text{LSB} \rightarrow \text{Rn} \rightarrow \text{T}$	1	LSB
LDS.L	@Rm+,MACH	0100mmmm00000110	$\begin{array}{l} (Rm) \rightarrow MACH, \\ Rm + 4 \rightarrow Rm \end{array}$	1	
LDC.L	@Rm+,SR	0100mmmm00000111	$\begin{array}{l} (Rm) \rightarrow SR,  Rm + \\ 4 \rightarrow Rm \end{array}$	3	LSB
SHLL2	Rn	0100nnnn00001000	$Rn << 2 \rightarrow Rn$	1	_
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_
LDS	Rm,MACH	0100mmmm00001010	$\text{Rm} \rightarrow \text{MACH}$	1	—

Notes: 1. The normal minimum number of execution states

2. SH-2 CPU instruction

Instruct	tion	Code	Operation	State	T Bit
JSR	@Rm	0100mmmm00001011	Delayed branch, PC $\rightarrow$ PR, Rm $\rightarrow$ PC	2	_
LDC	Rm,SR	0100mmmm00001110	$\text{Rm} \rightarrow \text{SR}$	1	LSB
DT	Rn* <sup>2</sup>	0100nnnn00010000	Rn - 1 $\rightarrow$ Rn; if Rn is 0, 1 $\rightarrow$ T, if Rn is nonzero, 0 $\rightarrow$ T	1	Comparison result
CMP/PZ	Rn	0100nnnn00010001	$Rn \ge 0,  1 \to T$	1	Comparison result
STS.L	MACL,@-Rn	0100nnnn00010010	Rn-4  ightarrow Rn, MACL ightarrow (Rn)	1	_
STC.L	GBR,@-Rn	0100nnnn00010011	$\begin{array}{l} Rn-4 \rightarrow Rn, GBR \rightarrow \\ (Rn) \end{array}$	2	
CMP/PL	Rn	0100nnnn00010101	$Rn > 0, 1 \rightarrow T$	1	Comparison result
LDS.L	@Rm+,MACL	0100mmmm00010110	$(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm$	1	_
LDC.L	@Rm+,GBR	0100mmmm00010111	$(Rm) \to GBR,  Rm + 4 \\ \to Rm$	3	_
SHLL8	Rn	0100nnnn00011000	$Rn << 8 \rightarrow Rn$	1	_
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	—
LDS	Rm,MACL	0100mmmm00011010	$\text{Rm} \rightarrow \text{MACL}$	1	—
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, 1 $\rightarrow$ T, 1 $\rightarrow$ MSB of (Rn)	4	Test results
LDC	Rm,GBR	0100mmmm00011110	$Rm\toGBR$	1	_
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB
STS.L	PR,@−Rn	0100nnnn00100010	Rn-4  ightarrow Rn, PR  ightarrow (Rn)	1	
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn-4 \rightarrow Rn, VBR \rightarrow$ (Rn)	2	_
ROTCL	Rn	0100nnnn00100100	$T \gets Rn \gets T$	1	MSB
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB
LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	1	
LDC.L	@Rm+,VBR	0100mmmm00100111	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	3	_

Notes: 2. SH-2 CPU instruction

Instruction		Code	Operation	State	T Bit
SHLL16	Rn	0100nnnn00101000	$Rn$ <<16 $\rightarrow$ $Rn$	1	_
SHLR16	Rn	0100nnnn00101001	$Rn$ >>16 $\rightarrow$ $Rn$	1	_
LDS	Rm, PR	0100mmmm00101010	$Rm \rightarrow PR$	1	
JMP	@Rm	0100mmmm00101011	Delayed branch, Rm $\rightarrow$ PC	2	
LDC	Rm,VBR	0100mmmm00101110	$\text{Rm} \rightarrow \text{VBR}$	1	
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed, (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC	3/(2)*1	—
MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	$(disp+Rm)\toRn$	1	_
MOV.B	@Rm,Rn	0110nnnnmmm00000	$(Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.W	@Rm,Rn	0110nnnnmmm0001	$(Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.L	@Rm,Rn	0110nnnnmmm0010	$(Rm) \rightarrow Rn$	1	
MOV	Rm,Rn	0110nnnnmmm0011	$Rm \to Rn$	1	
MOV.B	@Rm+,Rn	011000000000000000000000000000000000000	$(Rm) \rightarrow sign$ extension $\rightarrow Rn, Rm$ + 1 $\rightarrow Rm$	1	_
MOV.W	@Rm+,Rn	0110nnnnmmm0101	$(Rm) \rightarrow sign$ extension $\rightarrow Rn, Rm$ + 2 $\rightarrow Rm$	1	_
MOV.L	@Rm+,Rn	0110nnnnmmm0110	$\begin{array}{l} (Rm) \to Rn,  Rm + 4 \\ \to Rm \end{array}$	1	
NOT	Rm,Rn	0110nnnnmmmm0111	~Rm → Rn	1	
SWAP.B	Rm,Rn	011000000000000000000000000000000000000	$Rm \rightarrow Swap upper$ and lower halves of lower 2 bytes $\rightarrow Rn$	1	_
SWAP.W	Rm,Rn	0110nnnnmmm1001	$Rm \rightarrow Swap upper$ and lower word $\rightarrow$ $Rn$	1	_
NEGC	Rm,Rn	0110nnnnmmm1010	$\begin{array}{l} 0-Rm-T \rightarrow Rn, \\ borrow \rightarrow T \end{array}$	1	Borrow
NEG	Rm,Rn	0110nnnnmmm1011	$0 - \text{Rm} \rightarrow \text{Rn}$	1	

Table A.50 Instruction Set by Instruction Code (cont)

Notes: 1 The normal minimum number of execution states (The number in parentheses is the number in contention with preceding/following instructions)

Table A.50	Instruction	Set	by	Instruction	Code	(cont)
------------	-------------	-----	----	-------------	------	--------

Instruc	tion	Code	Operation	State	T Bit
EXTU.B	Rm,Rn	0110nnnnmmm1100	Zero-extends Rm from byte $\rightarrow$ Rn	1	—
EXTU.W	Rm,Rn	0110nnnnmmm1101	Zero-extends Rm from word $\rightarrow$ Rn	1	—
EXTS.B	Rm,Rn	0110nnnnmmm1110	Sign-extends Rm from byte $\rightarrow$ Rn	1	—
EXTS.W	Rm,Rn	0110nnnnmmm1111	Sign-extends Rm from word $\rightarrow$ Rn	1	—
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	$\begin{array}{l} (\text{disp + Rm}) \rightarrow \text{sign} \\ \text{extension} \ \rightarrow \text{R0} \end{array}$	1	
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	$\begin{array}{l} (\text{disp}\times 2 \ + \ \text{Rm}) \rightarrow \\ \text{sign extension} \rightarrow \\ \text{R0} \end{array}$	1	_
CMP/EQ	#imm,R0	10001000iiiiiiii	When R0 = imm, 1 $\rightarrow$ T	1	Compariso n results
BT	label	10001001ddddddd		3/1* <sup>3</sup>	_
BT/S	label*	10001101ddddddd		2/1* <sup>3</sup>	_
BF	label	10001011ddddddd	When T = 0, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 0, nop	3/1* <sup>3</sup>	
BF/S	label*	10001111ddddddd	When T = 0, disp $\times$ 2 + PC $\rightarrow$ PC; When T = 1, nop	2/1* <sup>3</sup>	—
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	$\begin{array}{l} (\text{disp}\times 2 \ \textbf{+}\ \textbf{PC}) \rightarrow \\ \text{sign extension} \rightarrow \\ \text{Rn} \end{array}$	1	_
BRA	label	1010ddddddddddd	Delayed branch, disp $\times$ 2 + PC $\rightarrow$ PC	2	_

Notes: 2. SH-2 CPU instruction

3. One state when it does not branch

Instruc	tion	Code	Operation	State	T Bit
BSR	label	1011ddddddddddd	Delayed branch, PC $\rightarrow$ PR, disp × 2 + PC $\rightarrow$ PC	2	—
MOV.B	R0,@(disp,GBR)	11000000dddddddd	$R0 \rightarrow (disp + GBR)$	1	_
MOV.W	R0,@(disp,GBR)	11000001ddddddd	R0 $\rightarrow$ (disp $\times$ 2 + GBR)	1	—
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow$ (disp $\times$ 4 + GBR)	1	—
TRAPA	#imm	11000011iiiiiiii	$PC/SR \rightarrow Stack area,$ (imm × 4 + VBR) $\rightarrow PC$	8	—
MOV.B	@(disp,GBR),R0	11000100ddddddd	$\begin{array}{l} (\text{disp + GBR}) \rightarrow \text{sign} \\ \text{extension} \ \rightarrow \text{R0} \end{array}$	1	_
MOV.W	@(disp,GBR),R0	11000101ddddddd	$\begin{array}{l} (\text{disp} \times 2 + \text{GBR}) \rightarrow \text{sign} \\ \text{extension} \ \rightarrow \text{R0} \end{array}$	1	—
MOV.L	@(disp,GBR),R0	11000110ddddddd	$(\text{disp}\times 4 + \text{GBR}) \rightarrow \text{R0}$	1	—
MOVA	@(disp,PC),R0	11000111ddddddd	$\text{disp} \times \text{4 + PC} \rightarrow \text{R0}$	1	_
TST	#imm,R0	11001000iiiiiiii	R0 & imm, when result is 0, 1 $\rightarrow$ T	1	Test results
AND	#imm,R0	11001001iiiiiii	R0 & imm $\rightarrow$ R0	1	_
XOR	#imm,R0	11001010iiiiiii	R0 ^ imm $\rightarrow$ R0	1	_
OR	#imm,R0	11001011iiiiiii	$\text{R0} \mid \text{imm} \rightarrow \text{R0}$	1	—
TST.B	<pre>#imm,@(R0,GBR)</pre>	11001100iiiiiiii	(R0 + GBR) & imm, when result is 0, 1 $\rightarrow$ T	3	Test results
AND.B	<pre>#imm,@(R0,GBR)</pre>	11001101iiiiiii	(R0 + GBR) & imm $\rightarrow$ (R0 + GBR)	3	—
XOR.B	<pre>#imm,@(R0,GBR)</pre>	11001110iiiiiiii	$(R0 + GBR) \wedge imm \rightarrow (R0 + GBR)$	3	—
OR.B	<pre>#imm,@(R0,GBR)</pre>	11001111iiiiiii	$\begin{array}{l} (\text{R0 + GBR}) \mid \text{imm} \rightarrow (\text{R0 + GBR}) \end{array}$	3	_
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	$(\text{disp} \times \textbf{4} + \text{PC}) \rightarrow \text{Rn}$	1	
MOV	#imm,Rn	1110nnnniiiiiiii	imm $\rightarrow$ sign extension $\rightarrow$ Rn	1	

# A.4 Operation Code Map

Table A.51 is an operation code map.

Table A.5	<b>Operation</b>	Code Map
-----------	------------------	----------

Instruction		Code		Fx: 000	00	Fx: 000	01	Fx: 00 <sup>4</sup>	10	Fx:	0011–1111
MSB			LSB	MD: 00		MD: 01		MD: 10	)	MD:	11
0000	Rn	Fx	0000			•					
0000	Rn	Fx	0001								
0000	Rn	Fx	0010	STC	SR,Rn*	STC	GBR,Rn	STC	VBR,Rn	L	
0000	Rm	Fx	0011	BSRF	Rm*			BRAF	Rm*		
0000	Rn	Rm	01MD	MOV.B Rm,@(R	0,Rn)	MOV.W Rm,@(R	.0,Rn)	MOV.L Rm,@(R	0,Rn)	MUL. Rm,R	
0000	0000	Fx	1000	CLRT		SETT		CLRMAC			
0000	0000	Fx	1001	NOP		DIV0U					
0000	0000	Fx	1010								
0000	0000	Fx	1011	RTS		SLEEP		RTE			
0000	Rn	Fx	1000								
0000	Rn	Fx	1001					MOVT	Rn		
0000	Rn	Fx	1010	STS MA	CH,Rn	STS MA	CL,Rn	STS	PR,Rn		
0000	Rn	Fx	1011								
0000	Rn	Fx	11MD	MOV.B @(R0,R	m),Rn	MOV.W @(R0,R	m),Rn	MOV.L @(R0,R	m),Rn	MAC. @Rm+	L ,@Rn+*
0001	Rn	Rm	disp	MOV.L	Rm,@(d	isp:4,F	Rn)	1			
0010	Rn	Rm	00MD	MOV.B	Rm,@Rn	MOV.W	Rm,@Rn	MOV.L	Rm,@Rn	_	
0010	Rn	Rm	01MD	MOV.B Rm,@-R	n	MOV.W Rm,@-R	n	MOV.L Rm,@-R	n	DIV0	S Rm,Rn
0010	Rn	Rm	10MD	TST	Rm,Rn	AND	Rm,Rn	XOR	Rm,Rn	OR	Rm,Rn
0010	Rn	Rm	11MD	CMP/ST Rm,Rn	R	XTRCT	Rm,Rn	MULU.W	Rm,Rn	MULS	.₩ Rm,Rn
0011	Rn	Rm	00MD	CMP/EQ	Rm,Rn			CMP/HS	Rm,Rn	CMP/	GE Rm,Rn
0011	Rn	Rm	01MD	DIV1	Rm,Rn	DMULU. Rm,Rn*		CMP/HI	Rm,Rn	CMP/	GT Rm,Rn
0011	Rn	Rm	10MD	SUB	Rm,Rn			SUBC	Rm,Rn	SUBV	Rm,Rn
0011	Rn	Rm	11MD	ADD	Rm,Rn	DMULS. Rm,Rn*		ADDC	Rm,Rn	ADDV	Rm,Rn
0100	Rn	Fx	0000	SHLL	Rn	DT	Rn*	SHAL	Rn		

Instru	iction	on Code		Fx: 000	00	Fx: 000	01	Fx: 001	0	Fx: 0	011-1111
MSB		LSB		MD: 00		MD: 01		MD: 10		MD: 1	1
0100	Rn	Fx	0001	SHLR	Rn	CMP/PZ	Rn	SHAR	Rn		
0100	Rn	Fx	0010	STS.L MACH,@	-Rn	STS.L MACL,@	e-Rn	STS.L PR,@-R	n		
0100	Rn	Fx	0011	STC.L SR,@-R	n	STC.L GBR,@-	Rn	STC.L VBR,@-	Rn		
0100	Rn	Fx	0100	ROTL	Rn			ROTCL	Rn		
0100	Rn	Fx	0101	ROTR	Rn	CMP/PL	Rn	ROTCR	Rn		
0100	Rm	Fx	0110	LDS.L @Rm+,M	ACH	LDS.L @Rm+,M	IACL	LDS.L @Rm+,P	R		
0100	Rm	Fx	0111	LDC.L @Rm+,S	R	LDC.L @Rm+,G	BR	LDC.L @Rm+,V	BR		
0100	Rn	Fx	1000	SHLL2	Rn	SHLL8	Rn	SHLL16	Rn		
0100	Rn	Fx	1001	SHLR2	Rn	SHLR8	Rn	SHLR16	Rn		
0100	Rm	Fx	1010	LDS R	am,MACH	LDS	Rm,MACL	LDS	Rm,PR		
0100	Rm/ Rn	Fx	1011	JSR	@Rm	TAS.B	@Rn	JMP	@Rm		
0100	Rm	Fx	1100								
0100	Rm	Fx	1101								
0100	Rn	Fx	1110	LDC	Rm,SR	LDC	Rm,GBR	LDC	Rm,VBR		
0100	Rn	Rm	1111	MAC.W	@Rm+,@]	Rn+					
0101	Rn	Rm	disp	MOV.L	@(disp	:4,Rm),	Rn				
0110	Rn	Rm	00MD	MOV.B	Rm,Rn	MOV.W	@Rm,Rn	MOV.L	@Rm,Rn	MOV	Rm,Rn
0110	Rn	Rm	01MD	MOV.B	Rm+,Rn	MOV.W	@Rm+,Rn	MOV.L	@Rm+ ,Rn	NOT	Rm,Rn
0110	Rn	Rm	10MD	SWAP.B Rm,Rn		SWAP.W Rm,Rn	I	NEGC	Rm,Rn	NEG	Rm,Rn
0110	Rn	Rm	11MD	EXTU.B	Rm,Rn	EXTU.W	Rm,Rn	EXTS.B	Rm,Rn	EXTS.	W Rm,Rn
0111	Rn	in	nm	ADD	#imm:8	,Rn					
1000	00MD	Rn	disp	MOV.B @(disp:		MOV.W @(disp:	R0, 4,Rn)				
1000	01MD	Rm	disp	MOV.B @(disp Rm),R0		MOV.W @(disp Rm),R0					
1000	10MD	imm	/disp	CMP/EQ #imm:8		BT l	abel:8			BF ]	label:8

Table A.51 Operation Code Map (cont)

Instru	iction	Code	Fx: 0000	Fx: 0001	Fx: 0010	Fx: 0011–1111		
MSB LSB		LSB	MD: 00	MD: 01	MD: 10	MD: 11		
1000	11MD	imm/disp		BT/S label:8*		BF/S label:8*		
1001	Rn	disp	MOV.W @(disp	8,PC),Rn	I.	l.		
1010		disp	BRA label:	12				
1011		disp	BSR label:	12				
1100	00MD	imm/disp	MOV.B R0, @(disp:8, GBR)	MOV.W R0, @(disp:8, GBR)	MOV.L R0, @(disp:8, GBR)	TRAPA #imm:8		
1100	01MD	disp	MOV.B @(disp:8, GBR),R0	MOV.W @(disp:8, GBR),R0	MOV.L @(disp:8, GBR),R0	MOVA @(disp:8, PC),R0		
1100	10MD	imm	TST #imm:8,R0	AND #imm:8,R0	XOR #imm:8,R0	OR #imm:8,R0		
1100	11MD	imm	TST.B #imm:8, @(R0,GBR)	AND.B #imm:8, @(R0,GBR)	XOR.B #imm:8, @(R0,GBR)	OR.B #imm:8, @(R0,GBR)		
1101	Rn	disp	MOV.L @(disp		т.	I.		
1110	Rn	imm	MOV #imm:8,Rn					
1111								

Table A.51 Operation Code Map (con
------------------------------------

Note: SH-2 CPU instructions

# Appendix B Pipeline Operation and Contention

The SH-1 and SH-2 CPU is designed so that basic instructions are executed in one state. Two or more states are required for instructions when, for example, the branch destination address is changed by a branch instruction or when the number of states is increased by contention between MA and IF. Table B.1 gives the number of execution states and stages for different types of contention and their instructions. Instructions without contention and instructions that require 2 or more cycles even without contention are also shown.

Instructions experience contention in the following ways:

- Operations and transfers between registers are executed in one state with no contention.
- No contention occurs, but the instruction still requires 2 or more cycles.
- Contention occurs, increasing the number of execution states. Contention combinations are as follows:
  - MA contends with IF
  - MA contends with IF and sometimes with memory loads as well
  - MA contends with IF and sometimes with the multiplier as well
  - MA contends with IF and sometimes with memory loads and sometimes with the multiplier

Contention	State	Stage	Instruction
None	1	3	Transfer between registers
			Operation between registers (except multiplication instruction)
			Logical operation between registers
			Shift instruction
			System control ALU instruction
	2	3	Unconditional branch
	3/1* <sup>3</sup>	3	Conditional branch
	3	3	SLEEP instruction
	4	5	RTE instruction
	8	9	TRAP instruction
MA contends with IF	1	4	Memory store instruction and STS.L instruction (PR)
	2	4	STC.L instruction
	3	6	Memory logic operations
	4	6	TAS instruction
MA contends with IF and sometimes with memory loads as well	1	5	Memory load instructions and LDS.L instruction (PR)
	3	5	LDC.L instruction
MA contends with IF and sometimes with the multiplier as well	1	4	Register to MAC transfer instruction, memory to MAC transfer instruction and MAC to memory transfer instruction
	1 to 3 *2	6/7*1	Multiplication instruction
	3/(2)*2	7/8* <sup>1</sup>	Multiply/accumulate instruction
	3/(2 to 4)* <sup>2</sup>	9	Double-length multiply/accumulate instruction (SH-2 only)
	2 to 4* <sup>2</sup>	9	Double-length multiplication instruction (SH-2 only)
MA contends with IF and sometimes with memory loads and sometimes with the multiplier	1	5	MAC to register transfer instruction

### Table B.1 Instructions and Their Contention Patterns

Notes: 1. With the SH-2 CPU, multiply/accumulate instructions are 7 stages and multiplication instructions are 6 stages, while with the SH-1 CPU, multiply/accumulate instructions are 8 stages and multiplication instructions are 7 stages.

2. The normal minimum number of execution states (The number in parentheses is the number in contention with preceding/following instructions).

3. One stage when it does not branch.